661 lines
23 KiB
C
661 lines
23 KiB
C
/*
|
||
* eth_drive.c
|
||
*
|
||
* Created on: 2023??1??5??
|
||
* Author: Administrator
|
||
*/
|
||
|
||
|
||
#include "interface_uart.h"
|
||
#include "interface_config.h"
|
||
#include <string.h>
|
||
#include <ctype.h>
|
||
|
||
Timer nmea_timer;
|
||
|
||
static RingBuffer nmea_rx_buf;
|
||
|
||
#define DMA_BUF_SIZE 1400
|
||
uint8_t dma_rx_buffer[DMA_BUF_SIZE] __attribute__((aligned(4)));
|
||
|
||
//__attribute__((aligned(4))) uint8_t dma_buffer[2048]; // GCC??
|
||
|
||
|
||
//void USART2_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void USART3_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void UART4_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void UART8_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void UART6_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void UART7_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void DMA2_Channel3_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void DMA1_Channel3_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
void DMA2_Channel9_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
|
||
/*********************************************************************
|
||
* @fn USART3_IRQHandler
|
||
*
|
||
* @brief This function handles USART3 global interrupt request.
|
||
*
|
||
* @return none
|
||
*/
|
||
uint8_t state = 0;
|
||
uint8_t char_data[100] = {0};
|
||
unsigned char UART3_RX_cnt = 0;
|
||
void USART3_IRQHandler(void)
|
||
{
|
||
//----------------------------------------------------------
|
||
enter_critical_section();
|
||
if(USART_GetITStatus(USART3, USART_IT_IDLE) != RESET)
|
||
{
|
||
imu_buffer1.buf_len = IMU_LEN - DMA_GetCurrDataCounter(IMU_RX_CH);
|
||
|
||
if( (imu_buffer1.dma_buffer[imu_buffer1.active_buf][0] == IMU_IIM46234_HEADER1) && //??????????????
|
||
(imu_buffer1.dma_buffer[imu_buffer1.active_buf][1] == IMU_IIM46234_HEADER2) )
|
||
{
|
||
imu_buffer1.type = IIM46234;
|
||
publishMessage(&imu_buffer1, 1);
|
||
}
|
||
else if( (imu_buffer1.dma_buffer[imu_buffer1.active_buf][0] == IMU_YIS321_HEADER1) &&
|
||
(imu_buffer1.dma_buffer[imu_buffer1.active_buf][1] == IMU_YIS321_HEADER2) )
|
||
{
|
||
imu_buffer1.type = YIS321;
|
||
publishMessage(&imu_buffer1, 1);
|
||
}
|
||
else{}
|
||
|
||
imu_buffer1.active_buf ^= 1;
|
||
|
||
DMA_Cmd(IMU_RX_CH, DISABLE);
|
||
DMA_SetCurrDataCounter(IMU_RX_CH, IMU_LEN);
|
||
// Switch buffer
|
||
IMU_RX_CH->MADDR = (uint32_t)(uintptr_t)&(imu_buffer1.dma_buffer[imu_buffer1.active_buf][0]);
|
||
DMA_Cmd(IMU_RX_CH, ENABLE);
|
||
|
||
USART_ReceiveData(USART3); // clear IDLE flag
|
||
}
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
void UART4_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
if(USART_GetITStatus(UART4, USART_IT_IDLE) != RESET)
|
||
{
|
||
if(ethernet != RTCM_Buffer1.type)//ֻҪ<D6BB><D2AA><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̫<EFBFBD><CCAB>״̬
|
||
{
|
||
RTCM_Buffer1.type = uart;//<2F><><EFBFBD>ڽ<EFBFBD><DABD><EFBFBD>ģʽ
|
||
RTCM_Buffer1.buf_len = RX_BUFFER_LEN - DMA_GetCurrDataCounter(RTCM_RX_CH);
|
||
RTCM_Buffer1.active_buf ^= 1;
|
||
|
||
DMA_Cmd(RTCM_RX_CH, DISABLE);
|
||
DMA_SetCurrDataCounter(RTCM_RX_CH, RX_BUFFER_LEN);
|
||
// Switch buffer
|
||
RTCM_RX_CH->MADDR = (uint32_t)(uintptr_t)&(RTCM_Buffer1.dma_buffer[RTCM_Buffer1.active_buf][0]);
|
||
DMA_Cmd(RTCM_RX_CH, ENABLE);
|
||
printf("rtcm receive\n");
|
||
|
||
USART_ReceiveData(UART4); // clear IDLE flag
|
||
publishMessage(&RTCM_Buffer1, 1);
|
||
}
|
||
|
||
|
||
}
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
|
||
void UART8_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
if(USART_GetITStatus(UART8, USART_IT_RXNE) != RESET)
|
||
{
|
||
USART_ReceiveData(UART8);
|
||
// printf("USART8:%d\n", UART_temp); // ????
|
||
}
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
|
||
|
||
|
||
void UART6_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
if(USART_GetITStatus(UART6, USART_IT_RXNE) != RESET)
|
||
{
|
||
USART_ReceiveData(UART6);
|
||
}
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
void UART7_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
if(USART_GetITStatus(UART7, USART_IT_IDLE) != RESET)
|
||
{
|
||
DMA_Cmd(UM982_RX_CH, DISABLE);
|
||
uint16_t received_len = DMA_BUF_SIZE - DMA_GetCurrDataCounter(UM982_RX_CH);
|
||
|
||
// 3. ??????????????<3F><>?????
|
||
for(uint16_t i = 0; i < received_len; i++)
|
||
{
|
||
uint16_t next_head = (nmea_rx_buf.head + 1) % RING_BUF_SIZE;
|
||
if(next_head != nmea_rx_buf.tail)
|
||
{
|
||
nmea_rx_buf.buffer[nmea_rx_buf.head] = dma_rx_buffer[i];
|
||
nmea_rx_buf.head = next_head;
|
||
}
|
||
else
|
||
{
|
||
nmea_rx_buf.overflow = 1;
|
||
|
||
}
|
||
}
|
||
DMA_SetCurrDataCounter(UM982_RX_CH, DMA_BUF_SIZE);
|
||
DMA_Cmd(UM982_RX_CH, ENABLE);
|
||
|
||
USART_ReceiveData(UART7); // clear IDLE flag
|
||
}
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
/*********************************************************************
|
||
* @fn DMA1_Channel5_IRQHandler
|
||
*
|
||
* @brief This function handles DMA1 Channel 5 global interrupt request.
|
||
*
|
||
* @return none
|
||
*/
|
||
void DMA1_Channel3_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
imu_buffer1.buf_len = RX_BUFFER_LEN;
|
||
|
||
DMA_ClearITPendingBit(DMA1_IT_TC3);//?????<3F><>?
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
|
||
|
||
/*********************************************************************
|
||
* @fn DMA2_Channel3_IRQHandler
|
||
*
|
||
* @brief This function handles DMA1 Channel 5 global interrupt request.
|
||
*
|
||
* @return none
|
||
*/
|
||
void DMA2_Channel3_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
RTCM_Buffer1.buf_len = RX_BUFFER_LEN;
|
||
|
||
DMA_ClearITPendingBit(DMA2_IT_TC3);//?????<3F><>?
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
/*********************************************************************
|
||
* @fn DMA2_Channel3_IRQHandler
|
||
*
|
||
* @brief This function handles DMA1 Channel 5 global interrupt request.
|
||
*
|
||
* @return none
|
||
*/
|
||
void DMA2_Channel9_IRQHandler(void)
|
||
{
|
||
enter_critical_section();
|
||
DMA_ClearITPendingBit(DMA2_IT_TC9);//?????<3F><>?
|
||
exit_critical_section(0);
|
||
}
|
||
|
||
/*********************************************************************
|
||
* @fn DMA_INIT
|
||
*
|
||
* @brief Configures the DMA for USART1.
|
||
*
|
||
* @return none
|
||
*/
|
||
void dmaInit(void)
|
||
{
|
||
DMA_InitTypeDef DMA_InitStructure = {0};
|
||
NVIC_InitTypeDef NVIC_InitStructure = {0};
|
||
|
||
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2|RCC_AHBPeriph_DMA1, ENABLE);
|
||
|
||
DMA_DeInit(RTCM_RX_CH);
|
||
DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
||
DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
|
||
DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
|
||
DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
|
||
DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
|
||
DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
|
||
DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
|
||
|
||
DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)(&RTCM_UART->DATAR);
|
||
DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)(uintptr_t)&(RTCM_Buffer1.dma_buffer[0][0]);
|
||
DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
|
||
DMA_InitStructure.DMA_BufferSize = RX_BUFFER_LEN;
|
||
DMA_Init(RTCM_RX_CH, &DMA_InitStructure);
|
||
|
||
DMA_ITConfig(RTCM_RX_CH, DMA_IT_TC, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = RTCM_RX_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
|
||
DMA_Cmd(RTCM_RX_CH, ENABLE);
|
||
USART_DMACmd(RTCM_UART, USART_DMAReq_Rx, ENABLE);
|
||
|
||
//IMU DMA????
|
||
DMA_DeInit(IMU_RX_CH);
|
||
DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
||
DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
|
||
DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
|
||
DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
|
||
DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
|
||
DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
|
||
DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
|
||
|
||
DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)(&IMU_UART->DATAR);
|
||
DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)(uintptr_t)&(imu_buffer1.dma_buffer[0][0]);
|
||
DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
|
||
DMA_InitStructure.DMA_BufferSize = IMU_LEN;
|
||
DMA_Init(IMU_RX_CH, &DMA_InitStructure);
|
||
|
||
DMA_ITConfig(IMU_RX_CH, DMA_IT_TC, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = IMU_RX_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
|
||
DMA_Cmd(IMU_RX_CH, ENABLE);
|
||
USART_DMACmd(IMU_UART, USART_DMAReq_Rx, ENABLE);
|
||
|
||
|
||
//982 DMA????
|
||
DMA_DeInit(UM982_RX_CH);
|
||
DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
||
DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
|
||
DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
|
||
DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
|
||
DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
|
||
DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
|
||
DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
|
||
|
||
DMA_InitStructure.DMA_PeripheralBaseAddr = (u32)(&UM982_UART->DATAR);
|
||
DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)(uintptr_t)(dma_rx_buffer);
|
||
DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
|
||
DMA_InitStructure.DMA_BufferSize = DMA_BUF_SIZE;
|
||
DMA_Init(UM982_RX_CH, &DMA_InitStructure);
|
||
|
||
DMA_ITConfig(UM982_RX_CH, DMA_IT_TC, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = UM982_RX_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
|
||
DMA_Cmd(UM982_RX_CH, ENABLE);
|
||
USART_DMACmd(UM982_UART, USART_DMAReq_Rx, ENABLE);
|
||
}
|
||
|
||
|
||
|
||
void initUart(void)
|
||
{
|
||
GPIO_InitTypeDef GPIO_InitStructure = {0};
|
||
USART_InitTypeDef USART_InitStructure1 = {0};
|
||
NVIC_InitTypeDef NVIC_InitStructure = {0};
|
||
//----------------------------------------------------------------------------
|
||
RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_USART3 | RCC_APB1Periph_UART4 | RCC_APB1Periph_UART6 | RCC_APB1Periph_UART7 | RCC_APB1Periph_UART8, ENABLE);
|
||
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD, ENABLE);
|
||
|
||
/* USART3 TX-->D.8 RX-->D.9 */
|
||
GPIO_PinRemapConfig( GPIO_FullRemap_USART3, ENABLE);//
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
|
||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
||
|
||
USART_InitStructure1.USART_BaudRate = 921600;
|
||
USART_InitStructure1.USART_WordLength = USART_WordLength_8b;
|
||
USART_InitStructure1.USART_StopBits = USART_StopBits_1;
|
||
USART_InitStructure1.USART_Parity = USART_Parity_No;
|
||
USART_InitStructure1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||
USART_InitStructure1.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
|
||
|
||
USART_Init(USART3, &USART_InitStructure1);
|
||
USART_ITConfig(USART3, USART_IT_IDLE, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
USART_Cmd(USART3, ENABLE);
|
||
|
||
/* USART4 TX-->B.0 RX-->B.1 */
|
||
GPIO_PinRemapConfig( GPIO_PartialRemap_USART4, ENABLE);//
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
|
||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
||
|
||
USART_InitStructure1.USART_BaudRate = 115200;
|
||
USART_InitStructure1.USART_WordLength = USART_WordLength_8b;
|
||
USART_InitStructure1.USART_StopBits = USART_StopBits_1;
|
||
USART_InitStructure1.USART_Parity = USART_Parity_No;
|
||
USART_InitStructure1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||
USART_InitStructure1.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
|
||
|
||
USART_Init(UART4, &USART_InitStructure1);
|
||
USART_ITConfig(UART4, USART_IT_IDLE, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
USART_Cmd(UART4, ENABLE);
|
||
|
||
/* UART6 TX-->C.0 RX-->C.1 */ //???982??com1
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
|
||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
|
||
USART_InitStructure1.USART_BaudRate = 115200;
|
||
USART_InitStructure1.USART_WordLength = USART_WordLength_8b;
|
||
USART_InitStructure1.USART_StopBits = USART_StopBits_1;
|
||
USART_InitStructure1.USART_Parity = USART_Parity_No;
|
||
USART_InitStructure1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||
USART_InitStructure1.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
|
||
|
||
USART_Init(UART6, &USART_InitStructure1);
|
||
USART_ITConfig(UART6, USART_IT_RXNE, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = UART6_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
USART_Cmd(UART6, ENABLE);
|
||
|
||
/* UART7 TX-->C.2 RX-->C.3 *///???982??com2
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
|
||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
|
||
USART_InitStructure1.USART_BaudRate = 115200;
|
||
USART_InitStructure1.USART_WordLength = USART_WordLength_8b;
|
||
USART_InitStructure1.USART_StopBits = USART_StopBits_1;
|
||
USART_InitStructure1.USART_Parity = USART_Parity_No;
|
||
USART_InitStructure1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||
USART_InitStructure1.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
|
||
|
||
USART_Init(UART7, &USART_InitStructure1);
|
||
USART_ITConfig(UART7, USART_IT_IDLE, ENABLE);
|
||
|
||
NVIC_InitStructure.NVIC_IRQChannel = UART7_IRQn;
|
||
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
|
||
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
|
||
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
||
NVIC_Init(&NVIC_InitStructure);
|
||
USART_Cmd(UART7, ENABLE);
|
||
|
||
|
||
/* UART8 TX-->C.4 RX-->C.5 */
|
||
RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART8, ENABLE);
|
||
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
|
||
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
|
||
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
|
||
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
||
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||
|
||
USART_InitStructure1.USART_BaudRate = 115200;
|
||
USART_InitStructure1.USART_WordLength = USART_WordLength_8b;
|
||
USART_InitStructure1.USART_StopBits = USART_StopBits_1;
|
||
USART_InitStructure1.USART_Parity = USART_Parity_No;
|
||
USART_InitStructure1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||
USART_InitStructure1.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
|
||
|
||
USART_Init(UART8, &USART_InitStructure1);
|
||
USART_Cmd(UART8, ENABLE);
|
||
|
||
dmaInit();
|
||
}
|
||
|
||
|
||
|
||
void uartSendto(USART_TypeDef *USARTx, uint8_t * ucData, uint16_t len)//????2???????
|
||
{
|
||
for(uint16_t i = 0; i<len; i++)
|
||
{
|
||
USART_SendData(USARTx,ucData[i]);
|
||
while(USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET) /* waiting for sending finish */
|
||
{
|
||
}
|
||
}
|
||
}
|
||
|
||
|
||
void rtcmProcess(void *signal_id)
|
||
{
|
||
(void)signal_id; // ??????????????????????????
|
||
|
||
uartSendto(UART6, (uint8_t *)&(RTCM_Buffer1.dma_buffer[RTCM_Buffer1.active_buf^1][0]), RTCM_Buffer1.buf_len);//?????????????
|
||
printf("rtcm forwarding\n");
|
||
}
|
||
|
||
|
||
|
||
|
||
void setDataProcess(void *signal_id)
|
||
{
|
||
(void)signal_id; // ??????????????????????????
|
||
uartSendto(USART3, set_output_data, 20);
|
||
}
|
||
|
||
void setRateProcess(void *signal_id)
|
||
{
|
||
(void)signal_id; // ??????????????????????????
|
||
uartSendto(USART3, set_rate, 20);
|
||
}
|
||
|
||
void setSaveProcess(void *signal_id)
|
||
{
|
||
(void)signal_id; // ??????????????????????????
|
||
uartSendto(USART3, save_cmd, 20);
|
||
}
|
||
|
||
void setSteamProcess(void *signal_id)
|
||
{
|
||
(void)signal_id; // ??????????????????????????
|
||
uartSendto(USART3, stream_cmd, 20);
|
||
}
|
||
|
||
|
||
|
||
|
||
/* /?**?
|
||
* @brief ????NMEA????<3F><>????XOR???<3F><>?<3F><>
|
||
* @param nmea_str ??????NMEA???????$??*??????????<3F><>??CRLF??
|
||
* @return ???????8<>˧<EFBFBD>????0x00~0xFF??
|
||
*/
|
||
uint8_t nmea_checksum(const char *nmea_str)
|
||
{
|
||
uint8_t checksum = 0;
|
||
|
||
// ?????????'$'??????????
|
||
if (*nmea_str == '$') nmea_str++;
|
||
|
||
// ???????????????'*'???????????
|
||
while (*nmea_str && *nmea_str != '*') {
|
||
checksum ^= (uint8_t)*nmea_str++;
|
||
}
|
||
return checksum;
|
||
}
|
||
|
||
|
||
/*
|
||
* @brief ???NMEA????<3F><>???
|
||
* @param nmea_str ??????NMEA?????"$GPGGA,...*2A\r\n"??
|
||
* @return <20><>????????1????????0
|
||
*/
|
||
bool nmea_validate_checksum(const char *nmea_str)
|
||
{
|
||
const char *p = nmea_str;
|
||
uint8_t computed_cs, received_cs;
|
||
|
||
// ????<3F><>??????<3F><>??'*'
|
||
while (*p && *p != '*') p++;
|
||
if (*p != '*') return 0; // ??<3F><>??????
|
||
|
||
// ??????????<3F><>????2<><32>????????
|
||
if (!isxdigit(p[1]) || !isxdigit(p[2])) return 0;
|
||
received_cs = (uint8_t)strtol(p+1, NULL, 16);
|
||
|
||
// ???????<3F><>???
|
||
computed_cs = nmea_checksum(nmea_str);
|
||
|
||
return (computed_cs == received_cs);
|
||
}
|
||
|
||
void ProcessNMEAFrames(void *signal_id)
|
||
{
|
||
static uint8_t parsing_buf[1024];
|
||
static uint16_t parse_idx = 0;
|
||
bool frame_complete = false;
|
||
|
||
// debug1s_cnt ++;
|
||
// if(debug1s_cnt >= 20)
|
||
// {
|
||
// debug1s_cnt = 0;
|
||
// printf("nmea_buf tail:%d head:%d\n",
|
||
// nmea_rx_buf.tail, nmea_rx_buf.head);
|
||
// }
|
||
|
||
|
||
|
||
while(nmea_rx_buf.tail != nmea_rx_buf.head && !frame_complete)
|
||
{ // ???????????<3F><>?????????
|
||
uint8_t ch = nmea_rx_buf.buffer[nmea_rx_buf.tail];
|
||
nmea_rx_buf.tail = (nmea_rx_buf.tail + 1) % RING_BUF_SIZE;
|
||
|
||
if(nmea_rx_buf.overflow) {
|
||
nmea_rx_buf.tail = nmea_rx_buf.head;
|
||
// 3. ??????????
|
||
nmea_rx_buf.overflow = 0;
|
||
// 4. ????????????????????????
|
||
printf("Overflow recovery\n");
|
||
|
||
}
|
||
|
||
|
||
// ?????
|
||
if(ch == '$') {
|
||
if(parse_idx > 0 && parsing_buf[parse_idx-1] == '\n')
|
||
{
|
||
if (nmea_validate_checksum((char *)parsing_buf)) //<2F><>?????
|
||
{
|
||
memcpy(&nema_output1.buffer[0],parsing_buf,parse_idx);
|
||
publishMessage(&nema_output1, 1);
|
||
frame_complete = true; // ???????????
|
||
}
|
||
else
|
||
{
|
||
printf("nmea crc error");
|
||
frame_complete = true; // ???????????
|
||
}
|
||
}
|
||
parse_idx = 0;
|
||
}
|
||
|
||
// ?<3F><>????
|
||
if(parse_idx < RING_BUF_SIZE-1 && !frame_complete)
|
||
{
|
||
parsing_buf[parse_idx++] = ch;
|
||
|
||
// ?<3F><>???
|
||
if(parse_idx >= 2 &&
|
||
parsing_buf[parse_idx-2] == '\r' &&
|
||
parsing_buf[parse_idx-1] == '\n')
|
||
{
|
||
if (nmea_validate_checksum((char *)parsing_buf)) //<2F><>?????
|
||
{
|
||
memcpy(&nema_output1.buffer[0],parsing_buf,parse_idx);
|
||
publishMessage(&nema_output1, 1);
|
||
frame_complete = true; // ???????????
|
||
}
|
||
else
|
||
{
|
||
printf("nmea buf error");
|
||
frame_complete = true; // ???????????
|
||
}
|
||
parse_idx = 0;
|
||
}
|
||
}
|
||
else if(!frame_complete)
|
||
{
|
||
parse_idx = 0; // ??????
|
||
}
|
||
}
|
||
|
||
timerStart(&nmea_timer, 10, 1); // 100ms????<3F><>???
|
||
}
|
||
|
||
void navigationRs232Process(void *signal_id)
|
||
{
|
||
uartSendto(UART8, (uint8_t *)&navigation_rs232_output, sizeof(navigation_rs232_output));
|
||
|
||
// uint32_t debubg_len = sizeof(navigation_rs232_output);
|
||
// uint8_t debug_ip[4] = {192,168,17,8};
|
||
// UdpSendToData(SocketId2, (uint8_t *)&navigation_rs232_output, &debubg_len,debug_ip,8011);//<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
||
}
|
||
|
||
|
||
|
||
|
||
|
||
// APP????????
|
||
void interfaceUartInit(void)
|
||
{
|
||
subscribe(&set_output_data, setDataProcess);
|
||
subscribe(&set_rate, setRateProcess);
|
||
subscribe(&save_cmd, setSaveProcess);
|
||
subscribe(&stream_cmd, setSteamProcess);
|
||
subscribe(&RTCM_Buffer1, rtcmProcess);
|
||
subscribe(&nmea_timer, ProcessNMEAFrames);
|
||
subscribe(&navigation_rs232_output, navigationRs232Process);
|
||
|
||
timerStart(&nmea_timer, 10,1);//50ms
|
||
|
||
printf("interface uart: initial OK %d\n",getCurrentTime());
|
||
}
|
||
|
||
|
||
|
||
|
||
|
||
|