增加其他文件夹文件
This commit is contained in:
@@ -1,9 +0,0 @@
|
||||
# 忽略整个目录及其所有子文件和子目录
|
||||
/configs/
|
||||
/IAR/
|
||||
/IAR_Norflash/
|
||||
/SES/
|
||||
/configs/**
|
||||
/IAR/**
|
||||
/IAR_Norflash/**
|
||||
/SES/**
|
||||
@@ -0,0 +1,96 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:11 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_atomic.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_atomic.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_atomic.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWB869.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_atomic.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * arm_atomic.s
|
||||
3 *
|
||||
4 * Copyright (c) 2020 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: ARM atomic function.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 * 2021-09-08 Wanghao.Xu Export
|
||||
function symbols
|
||||
12 */
|
||||
13
|
||||
14 INCLUDE config.h
|
||||
16
|
||||
17 PUBLIC arch_atomic_swap
|
||||
18 PUBLIC arch_atomic_add
|
||||
19 PUBLIC arch_atomic_and
|
||||
20 PUBLIC arch_atomic_or
|
||||
21
|
||||
22 SECTION .text:CODE(2)
|
||||
23
|
||||
24 arch_atomic_swap:
|
||||
25 .Lloop_atomic_swap:
|
||||
26 00000000 9FCF90E1 ldrex r12, [r0]
|
||||
27 00000004 912F80E1 strex r2, r1, [r0]
|
||||
28 00000008 000052E3 cmp r2, #0
|
||||
29 0000000C FBFFFF1A bne .Lloop_atomic_swap
|
||||
30 00000010 0C00A0E1 mov r0, r12
|
||||
31 00000014 1EFF2FE1 bx lr
|
||||
32
|
||||
33 arch_atomic_add:
|
||||
34 .Lloop_atomic_add:
|
||||
35 00000018 9FCF90E1 ldrex r12, [r0]
|
||||
36 0000001C 01208CE0 add r2, r12, r1
|
||||
37 00000020 923F80E1 strex r3, r2, [r0]
|
||||
38 00000024 000053E3 cmp r3, #0
|
||||
39 00000028 FAFFFF1A bne .Lloop_atomic_add
|
||||
40 0000002C 0C00A0E1 mov r0, r12
|
||||
41 00000030 1EFF2FE1 bx lr
|
||||
42
|
||||
43 arch_atomic_and:
|
||||
44 .Lloop_atomic_and:
|
||||
45 00000034 9FCF90E1 ldrex r12, [r0]
|
||||
46 00000038 01200CE0 and r2, r12, r1
|
||||
47 0000003C 923F80E1 strex r3, r2, [r0]
|
||||
48 00000040 000053E3 cmp r3, #0
|
||||
49 00000044 FAFFFF1A bne .Lloop_atomic_and
|
||||
50 00000048 0C00A0E1 mov r0, r12
|
||||
51 0000004C 1EFF2FE1 bx lr
|
||||
52
|
||||
53 arch_atomic_or:
|
||||
54 .Lloop_atomic_or:
|
||||
55 00000050 9FCF90E1 ldrex r12, [r0]
|
||||
56 00000054 01208CE1 orr r2, r12, r1
|
||||
57 00000058 923F80E1 strex r3, r2, [r0]
|
||||
58 0000005C 000053E3 cmp r3, #0
|
||||
59 00000060 FAFFFF1A bne .Lloop_atomic_or
|
||||
60 00000064 0C00A0E1 mov r0, r12
|
||||
61 00000068 1EFF2FE1 bx lr
|
||||
62
|
||||
63 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 108 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,639 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_cache.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_cache.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_cache.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWB8C8.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_cache.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * Copyright (c) 2008-2012 Travis Geiselbrecht
|
||||
3 *
|
||||
4 * Permission is hereby granted, free of
|
||||
charge, to any person obtaining
|
||||
5 * a copy of this software and associated
|
||||
documentation files
|
||||
6 * (the "Software"), to deal in the Software
|
||||
without restriction,
|
||||
7 * including without limitation the rights to
|
||||
use, copy, modify, merge,
|
||||
8 * publish, distribute, sublicense, and/or
|
||||
sell copies of the Software,
|
||||
9 * and to permit persons to whom the Software
|
||||
is furnished to do so,
|
||||
10 * subject to the following conditions:
|
||||
11 *
|
||||
12 * The above copyright notice and this
|
||||
permission notice shall be
|
||||
13 * included in all copies or substantial
|
||||
portions of the Software.
|
||||
14 *
|
||||
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT
|
||||
WARRANTY OF ANY KIND,
|
||||
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT
|
||||
LIMITED TO THE WARRANTIES OF
|
||||
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR
|
||||
PURPOSE AND NONINFRINGEMENT.
|
||||
18 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
||||
HOLDERS BE LIABLE FOR ANY
|
||||
19 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||||
IN AN ACTION OF CONTRACT,
|
||||
20 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR
|
||||
IN CONNECTION WITH THE
|
||||
21 * SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||||
THE SOFTWARE.
|
||||
22 */
|
||||
23 INCLUDE config.h
|
||||
26
|
||||
27 #if CONFIG_ARCH_WITH_CACHE
|
||||
28
|
||||
29 PUBLIC arch_disable_cache
|
||||
30 PUBLIC arch_enable_cache
|
||||
31 PUBLIC arch_clean_cache_range
|
||||
32 PUBLIC arch_clean_invalidate_cache_range
|
||||
33 PUBLIC arch_clean_invalidate_dcache_all
|
||||
34 PUBLIC arch_invalidate_cache_range
|
||||
35 PUBLIC arch_sync_cache_range
|
||||
36
|
||||
37 SECTION .text:CODE(2)
|
||||
38
|
||||
39 /* void arch_disable_cache(uint flags)
|
||||
*/
|
||||
40 arch_disable_cache:
|
||||
41 00000000 F04F2DE9 stmfd sp!, {r4-r11, lr}
|
||||
42
|
||||
43 00000004 0070A0E1 mov r7, r0 // save
|
||||
flags
|
||||
44
|
||||
45 00000008 00800FE1 mrs r8, cpsr // save
|
||||
the old interrupt state
|
||||
46 0000000C C0010CF1 cpsid iaf //
|
||||
interrupts disabled
|
||||
47
|
||||
48 .Ldcache_disable:
|
||||
49 00000010 020017E3 tst r7, #DCACHE
|
||||
50 00000014 0700000A beq .Licache_disable
|
||||
51 00000018 100F11EE mrc p15, 0, r0, c1, c0, 0 //
|
||||
cr1
|
||||
52 0000001C 040010E3 tst r0, #(1<<2) // is
|
||||
the dcache already disabled?
|
||||
53 00000020 0300000A beq .Ldcache_already_disabled
|
||||
54
|
||||
55 00000024 0400C0E3 bic r0, #(1<<2)
|
||||
56 00000028 100F01EE mcr p15, 0, r0, c1, c0, 0 //
|
||||
disabl
|
||||
e
|
||||
dcache
|
||||
57
|
||||
58 // flush and invalidate the dcache
|
||||
59 // NOTE: trashes a bunch of registers,
|
||||
can't be spilling stuff to the stack
|
||||
60 0000002C ........ bl flush_invalidate_cache_v7
|
||||
61
|
||||
62 00000030 000000EA b .Ldcache_disable_L2
|
||||
63
|
||||
64 .Ldcache_already_disabled:
|
||||
65 // make sure all of the caches are
|
||||
invalidated
|
||||
66 // NOTE: trashes a bunch of registers,
|
||||
can't be spilling stuff to the stack
|
||||
67 00000034 ........ bl invalidate_cache_v7
|
||||
68
|
||||
69 .Ldcache_disable_L2:
|
||||
70
|
||||
71 #if CONFIG_ARCH_L2CACHE
|
||||
76 #endif
|
||||
77
|
||||
78 .Licache_disable:
|
||||
79 00000038 010017E3 tst r7, #ICACHE
|
||||
80 0000003C 0200000A beq .Ldone_disable
|
||||
81
|
||||
82 00000040 100F11EE mrc p15, 0, r0, c1, c0, 0 //
|
||||
cr1
|
||||
83 00000044 400DC0E3 bic r0, #(1<<12)
|
||||
84 00000048 100F01EE mcr p15, 0, r0, c1, c0, 0 //
|
||||
disabl
|
||||
e
|
||||
icache
|
||||
85
|
||||
86 .Ldone_disable:
|
||||
87 // make sure the icache is always
|
||||
invalidated
|
||||
88 0000004C 0000A0E3 mov r0, #0
|
||||
89 00000050 150F07EE mcr p15, 0, r0, c7, c5, 0 //
|
||||
invali
|
||||
date
|
||||
icache
|
||||
to
|
||||
PoU
|
||||
90
|
||||
91 00000054 08F02FE1 msr cpsr_cxsf, r8
|
||||
92 00000058 F08FBDE8 ldmfd sp!, {r4-r11, pc}
|
||||
93
|
||||
94 /* void arch_enable_cache(uint flags)
|
||||
*/
|
||||
95 arch_enable_cache:
|
||||
96 0000005C F05F2DE9 stmfd sp!, {r4-r12, lr}
|
||||
97
|
||||
98 00000060 0070A0E1 mov r7, r0 // save
|
||||
flags
|
||||
99
|
||||
100 00000064 00800FE1 mrs r8, cpsr // save
|
||||
the old interrupt state
|
||||
101 00000068 C0010CF1 cpsid iaf //
|
||||
interrupts disabled
|
||||
102
|
||||
103 .Ldcache_enable:
|
||||
104 0000006C 020017E3 tst r7, #DCACHE
|
||||
105 00000070 0600000A beq .Licache_enable
|
||||
106 00000074 100F11EE mrc p15, 0, r0, c1, c0, 0 //
|
||||
cr1
|
||||
107 00000078 040010E3 tst r0, #(1<<2) // is
|
||||
the dcache already enabled?
|
||||
108 0000007C 0300001A bne .Licache_enable
|
||||
109
|
||||
110 // invalidate L1 and L2
|
||||
111 // NOTE: trashes a bunch of registers,
|
||||
can't be spilling stuff to the stack
|
||||
112 00000080 ........ bl invalidate_cache_v7
|
||||
113
|
||||
114 #if CONFIG_ARCH_L2CACHE
|
||||
119 #endif
|
||||
120
|
||||
121 00000084 100F11EE mrc p15, 0, r0, c1, c0, 0 //
|
||||
cr1
|
||||
122 00000088 040080E3 orr r0, #(1<<2)
|
||||
123 0000008C 100F01EE mcr p15, 0, r0, c1, c0, 0 //
|
||||
enable
|
||||
dcache
|
||||
124
|
||||
125 .Licache_enable:
|
||||
126 00000090 010017E3 tst r7, #ICACHE
|
||||
127 00000094 0400000A beq .Ldone_enable
|
||||
128
|
||||
129 00000098 0000A0E3 mov r0, #0
|
||||
130 0000009C 150F07EE mcr p15, 0, r0, c7, c5, 0 //
|
||||
invali
|
||||
date
|
||||
icache
|
||||
to
|
||||
PoU
|
||||
131
|
||||
132 000000A0 100F11EE mrc p15, 0, r0, c1, c0, 0 //
|
||||
cr1
|
||||
133 000000A4 400D80E3 orr r0, #(1<<12)
|
||||
134 000000A8 100F01EE mcr p15, 0, r0, c1, c0, 0 //
|
||||
enable
|
||||
icache
|
||||
135
|
||||
136 .Ldone_enable:
|
||||
137 000000AC 6FF07FF5 isb
|
||||
138 000000B0 08F02FE1 msr cpsr_cxsf, r8
|
||||
139 000000B4 F09FBDE8 ldmfd sp!, {r4-r12, pc}
|
||||
140
|
||||
141 // flush & invalidate cache routine, trashes
|
||||
r0-r6, r9-r11
|
||||
142 flush_invalidate_cache_v7:
|
||||
143 /* from ARMv7 manual, B2-17 */
|
||||
144 000000B8 5FF07FF5 dmb
|
||||
145 000000BC 300F30EE MRC p15, 1, R0, c0, c0, 1 // Read
|
||||
CLIDR
|
||||
146 000000C0 703610E2 ANDS R3, R0, #0x7000000
|
||||
147 000000C4 A33BA0E1 MOV R3, R3, LSR #23 //
|
||||
Cache level value
|
||||
(naturally aligned)
|
||||
148 000000C8 1A00000A BEQ .Lfinished
|
||||
149 000000CC 00A0A0E3 MOV R10, #0
|
||||
150 .Loop1:
|
||||
151 000000D0 AA208AE0 ADD R2, R10, R10, LSR #1 // Work
|
||||
out 3xcachelevel
|
||||
152 000000D4 3012A0E1 MOV R1, R0, LSR R2 //
|
||||
bottom 3 bits are the
|
||||
Cache type for this
|
||||
level
|
||||
153 000000D8 071001E2 AND R1, R1, #7 // get
|
||||
those 3 bits alone
|
||||
154 000000DC 020051E3 CMP R1, #2
|
||||
155 000000E0 110000BA BLT .Lskip // no
|
||||
cache or only instruction cache
|
||||
at this level
|
||||
156 000000E4 10AF40EE MCR p15, 2, R10, c0, c0, 0 //
|
||||
write
|
||||
the
|
||||
Cache
|
||||
Size
|
||||
select
|
||||
ion
|
||||
regist
|
||||
er
|
||||
157 000000E8 6FF07FF5 isb // ISB
|
||||
to
|
||||
sync
|
||||
the
|
||||
chang
|
||||
e to
|
||||
the
|
||||
Cache
|
||||
SizeID
|
||||
reg
|
||||
158 000000EC 101F30EE MRC p15, 1, R1, c0, c0, 0 //
|
||||
reads
|
||||
curren
|
||||
t Cache
|
||||
Size
|
||||
ID
|
||||
regist
|
||||
er
|
||||
159 000000F0 072001E2 AND R2, R1, #0x7 //
|
||||
extract the line length
|
||||
field
|
||||
160 000000F4 042082E2 ADD R2, R2, #4 // add
|
||||
4 for the line length
|
||||
offset (log2 16
|
||||
bytes)
|
||||
161 000000F8 A0419FE5 LDR R4, =0x3FF
|
||||
162 000000FC A14114E0 ANDS R4, R4, R1, LSR #3 // R4
|
||||
is the max number on
|
||||
the way size (right
|
||||
aligned)
|
||||
163 00000100 145F6FE1 CLZ R5, R4 // R5
|
||||
is the bit position of the
|
||||
way size increment
|
||||
164 00000104 98619FE5 LDR R6, =0x00007FFF
|
||||
165 00000108 A16616E0 ANDS R6, R6, R1, LSR #13 // R6
|
||||
is the max number of
|
||||
the index size (right
|
||||
aligned)
|
||||
166 .Loop2:
|
||||
167 0000010C 0490A0E1 MOV R9, R4 // R9
|
||||
working copy of the max way
|
||||
size (right aligned)
|
||||
168 .Loop3:
|
||||
169 00000110 19B58AE1 ORR R11, R10, R9, LSL R5 //
|
||||
factor in the way
|
||||
number and cache
|
||||
number into
|
||||
R11
|
||||
170 00000114 16B28BE1 ORR R11, R11, R6, LSL R2 //
|
||||
factor in the index
|
||||
number
|
||||
171 00000118 5EBF07EE MCR p15, 0, R11, c7, c14, 2 //
|
||||
clean
|
||||
&
|
||||
invali
|
||||
date by
|
||||
set/wa
|
||||
y
|
||||
172 0000011C 019059E2 SUBS R9, R9, #1 //
|
||||
decrement the way
|
||||
number
|
||||
173 00000120 FAFFFFAA BGE .Loop3
|
||||
174 00000124 016056E2 SUBS R6, R6, #1 //
|
||||
decrement the index
|
||||
175 00000128 F7FFFFAA BGE .Loop2
|
||||
176 .Lskip:
|
||||
177 0000012C 02A08AE2 ADD R10, R10, #2 //
|
||||
increment the cache
|
||||
number
|
||||
178 00000130 0A0053E1 CMP R3, R10
|
||||
179 00000134 E5FFFFCA BGT .Loop1
|
||||
180
|
||||
181 .Lfinished:
|
||||
182 00000138 00A0A0E3 mov r10, #0
|
||||
183 0000013C 10AF40EE mcr p15, 2, r10, c0, c0, 0 //
|
||||
select
|
||||
cache
|
||||
level
|
||||
0
|
||||
184 00000140 4FF07FF5 dsb
|
||||
185 00000144 6FF07FF5 isb
|
||||
186
|
||||
187 00000148 1EFF2FE1 bx lr
|
||||
188
|
||||
189 // invalidate cache routine, trashes r0-r6,
|
||||
r9-r11
|
||||
190 invalidate_cache_v7:
|
||||
191 /* from ARMv7 manual, B2-17 */
|
||||
192 0000014C 5FF07FF5 dmb
|
||||
193 00000150 300F30EE MRC p15, 1, R0, c0, c0, 1 // Read
|
||||
CLIDR
|
||||
194 00000154 703610E2 ANDS R3, R0, #0x7000000
|
||||
195 00000158 A33BA0E1 MOV R3, R3, LSR #23 //
|
||||
Cache level value
|
||||
(naturally aligned)
|
||||
196 0000015C 1A00000A BEQ .Lfinished_invalidate
|
||||
197 00000160 00A0A0E3 MOV R10, #0
|
||||
198 .Loop1_invalidate:
|
||||
199 00000164 AA208AE0 ADD R2, R10, R10, LSR #1 // Work
|
||||
out 3xcachelevel
|
||||
200 00000168 3012A0E1 MOV R1, R0, LSR R2 //
|
||||
bottom 3 bits are the
|
||||
Cache type for this
|
||||
level
|
||||
201 0000016C 071001E2 AND R1, R1, #7 // get
|
||||
those 3 bits alone
|
||||
202 00000170 020051E3 CMP R1, #2
|
||||
203 00000174 110000BA BLT .Lskip_invalidate // no
|
||||
cache or only instruction cache
|
||||
at this level
|
||||
204 00000178 10AF40EE MCR p15, 2, R10, c0, c0, 0 //
|
||||
write
|
||||
the
|
||||
Cache
|
||||
Size
|
||||
select
|
||||
ion
|
||||
regist
|
||||
er
|
||||
205 0000017C 6FF07FF5 isb // ISB
|
||||
to
|
||||
sync
|
||||
the
|
||||
chang
|
||||
e to
|
||||
the
|
||||
Cache
|
||||
SizeID
|
||||
reg
|
||||
206 00000180 101F30EE MRC p15, 1, R1, c0, c0, 0 //
|
||||
reads
|
||||
curren
|
||||
t Cache
|
||||
Size
|
||||
ID
|
||||
regist
|
||||
er
|
||||
207 00000184 072001E2 AND R2, R1, #0x7 //
|
||||
extract the line length
|
||||
field
|
||||
208 00000188 042082E2 ADD R2, R2, #4 // add
|
||||
4 for the line length
|
||||
offset (log2 16
|
||||
bytes)
|
||||
209 0000018C 0C419FE5 LDR R4, =0x3FF
|
||||
210 00000190 A14114E0 ANDS R4, R4, R1, LSR #3 // R4
|
||||
is the max number on
|
||||
the way size (right
|
||||
aligned)
|
||||
211 00000194 145F6FE1 CLZ R5, R4 // R5
|
||||
is the bit position of the
|
||||
way size increment
|
||||
212 00000198 04619FE5 LDR R6, =0x00007FFF
|
||||
213 0000019C A16616E0 ANDS R6, R6, R1, LSR #13 // R6
|
||||
is the max number of
|
||||
the index size (right
|
||||
aligned)
|
||||
214 .Loop2_invalidate:
|
||||
215 000001A0 0490A0E1 MOV R9, R4 // R9
|
||||
working copy of the max way
|
||||
size (right aligned)
|
||||
216 .Loop3_invalidate:
|
||||
217 000001A4 19B58AE1 ORR R11, R10, R9, LSL R5 //
|
||||
factor in the way
|
||||
number and cache
|
||||
number into
|
||||
R11
|
||||
218 000001A8 16B28BE1 ORR R11, R11, R6, LSL R2 //
|
||||
factor in the index
|
||||
number
|
||||
219 000001AC 56BF07EE MCR p15, 0, R11, c7, c6, 2 //
|
||||
invali
|
||||
date by
|
||||
set/wa
|
||||
y
|
||||
220 000001B0 019059E2 SUBS R9, R9, #1 //
|
||||
decrement the way
|
||||
number
|
||||
221 000001B4 FAFFFFAA BGE .Loop3_invalidate
|
||||
222 000001B8 016056E2 SUBS R6, R6, #1 //
|
||||
decrement the index
|
||||
223 000001BC F7FFFFAA BGE .Loop2_invalidate
|
||||
224 .Lskip_invalidate:
|
||||
225 000001C0 02A08AE2 ADD R10, R10, #2 //
|
||||
increment the cache
|
||||
number
|
||||
226 000001C4 0A0053E1 CMP R3, R10
|
||||
227 000001C8 E5FFFFCA BGT .Loop1_invalidate
|
||||
228
|
||||
229 .Lfinished_invalidate:
|
||||
230 000001CC 4FF07FF5 dsb
|
||||
231 000001D0 00A0A0E3 mov r10, #0
|
||||
232 000001D4 10AF40EE mcr p15, 2, r10, c0, c0, 0 //
|
||||
select
|
||||
cache
|
||||
level
|
||||
0
|
||||
233 000001D8 6FF07FF5 isb
|
||||
234
|
||||
235 000001DC 1EFF2FE1 bx lr
|
||||
236
|
||||
237 /* void arch_flush_cache_range(addr_t
|
||||
start, size_t len); */
|
||||
238 arch_clean_cache_range:
|
||||
239 #if CONFIG_ARM_WITH_CP15
|
||||
240 000001E0 0030A0E1 mov r3, r0 // save
|
||||
the start address
|
||||
241 000001E4 012080E0 add r2, r0, r1 //
|
||||
calculate the end
|
||||
address
|
||||
242 000001E8 1F00C0E3 bic r0, #(CONFIG_ARCH_CACHE_LINE-1)
|
||||
// align the start with a
|
||||
cache line
|
||||
243 .Loop_clean:
|
||||
244 000001EC 3A0F07EE mcr p15, 0, r0, c7, c10, 1 //
|
||||
clean
|
||||
cache
|
||||
to PoC
|
||||
by
|
||||
MVA
|
||||
245 000001F0 200080E2 add r0, #CONFIG_ARCH_CACHE_LINE
|
||||
246 000001F4 020050E1 cmp r0, r2
|
||||
247 000001F8 FBFFFF3A blo .Loop_clean
|
||||
248
|
||||
249 000001FC 4FF07FF5 dsb
|
||||
250 #endif
|
||||
251 00000200 1EFF2FE1 bx lr
|
||||
252
|
||||
253 /* void arch_flush_invalidate_cache_range(
|
||||
addr_t start, size_t len); */
|
||||
254 arch_clean_invalidate_cache_range:
|
||||
255 #if CONFIG_ARM_WITH_CP15
|
||||
256 00000204 0030A0E1 mov r3, r0 // save
|
||||
the start address
|
||||
257 00000208 012080E0 add r2, r0, r1 //
|
||||
calculate the end
|
||||
address
|
||||
258 0000020C 1F00C0E3 bic r0, #(CONFIG_ARCH_CACHE_LINE-1)
|
||||
// align the start with a
|
||||
cache line
|
||||
259 .Loop_clean_invalidate:
|
||||
260 00000210 3E0F07EE mcr p15, 0, r0, c7, c14, 1 //
|
||||
clean
|
||||
&
|
||||
invali
|
||||
date
|
||||
dcache
|
||||
to PoC
|
||||
by
|
||||
MVA
|
||||
261 00000214 200080E2 add r0, r0, #CONFIG_ARCH_CACHE_LINE
|
||||
262 00000218 020050E1 cmp r0, r2
|
||||
263 0000021C FBFFFF3A blo .Loop_clean_invalidate
|
||||
264
|
||||
265 00000220 4FF07FF5 dsb
|
||||
266 #endif
|
||||
267 00000224 1EFF2FE1 bx lr
|
||||
268
|
||||
269 /* void arch_clean_invalidate_dcache_all(v
|
||||
oid); */
|
||||
270 arch_clean_invalidate_dcache_all:
|
||||
271 #if CONFIG_ARM_WITH_CP15
|
||||
272 00000228 100F30EE mrc p15, 1, r0, c0, c0, 0
|
||||
/* Read the Cache Size Identification Register */
|
||||
273 0000022C 70309FE5 ldr r3, =0x7fff
|
||||
/*
|
||||
Isolate the
|
||||
NumSets field
|
||||
(bits 13-27)
|
||||
*/
|
||||
274 00000230 A00603E0 and r0, r3, r0, lsr #13
|
||||
|
||||
/*
|
||||
r0=NumSet
|
||||
s (number
|
||||
of sets -
|
||||
1)
|
||||
*/
|
||||
275
|
||||
276 00000234 0010A0E3 mov r1, #0
|
||||
/* r1 =
|
||||
way loop counter
|
||||
*/
|
||||
277 way_loop:
|
||||
278
|
||||
279 00000238 0030A0E3 mov r3, #0
|
||||
/* r3 =
|
||||
set loop counter
|
||||
*/
|
||||
280 set_loop:
|
||||
281 0000023C 012FA0E1 mov r2, r1, lsl #30
|
||||
/* r2
|
||||
= way loop
|
||||
counter << 30
|
||||
*/
|
||||
282 00000240 832282E1 orr r2, r3, lsl #5
|
||||
/* r2
|
||||
= set/way
|
||||
cache
|
||||
operation
|
||||
format
|
||||
*/
|
||||
283 00000244 5E2F07EE mcr p15, 0, r2, c7, c14, 2
|
||||
/* Data Cache Clean Invalidate by Set/Way */
|
||||
284 00000248 013083E2 add r3, r3, #1
|
||||
/*
|
||||
Increment set
|
||||
counter
|
||||
*/
|
||||
285 0000024C 030050E1 cmp r0, r3
|
||||
/* Last
|
||||
set? */
|
||||
286 00000250 F9FFFFAA bge set_loop
|
||||
/* Keep
|
||||
looping if not
|
||||
*/
|
||||
287
|
||||
288 00000254 011081E2 add r1, r1, #1
|
||||
/*
|
||||
Increment the
|
||||
way counter
|
||||
*/
|
||||
289 00000258 040051E3 cmp r1, #4
|
||||
/* Last
|
||||
way? (four ways
|
||||
assumed)
|
||||
*/
|
||||
290 0000025C F5FFFF1A bne way_loop
|
||||
/* Keep
|
||||
looping if not
|
||||
*/
|
||||
291
|
||||
292 00000260 4FF07FF5 dsb
|
||||
293 #endif
|
||||
294 00000264 1EFF2FE1 bx lr
|
||||
295
|
||||
296 /* void arch_invalidate_cache_range(addr_t
|
||||
start, size_t len); */
|
||||
297 arch_invalidate_cache_range:
|
||||
298 #if CONFIG_ARM_WITH_CP15
|
||||
299 00000268 0030A0E1 mov r3, r0 // save
|
||||
the start address
|
||||
300 0000026C 012080E0 add r2, r0, r1 //
|
||||
calculate the end
|
||||
address
|
||||
301 00000270 1F00C0E3 bic r0, #(CONFIG_ARCH_CACHE_LINE-1)
|
||||
// align the start with a
|
||||
cache line
|
||||
302 .Loop_invalidate:
|
||||
303 00000274 360F07EE mcr p15, 0, r0, c7, c6, 1 //
|
||||
invali
|
||||
date
|
||||
dcache
|
||||
to PoC
|
||||
by
|
||||
MVA
|
||||
304 00000278 200080E2 add r0, r0, #CONFIG_ARCH_CACHE_LINE
|
||||
305 0000027C 020050E1 cmp r0, r2
|
||||
306 00000280 FBFFFF3A blo .Loop_invalidate
|
||||
307
|
||||
308 00000284 4FF07FF5 dsb
|
||||
309 #endif
|
||||
310 00000288 1EFF2FE1 bx lr
|
||||
311
|
||||
312 /* void arch_sync_cache_range(addr_t
|
||||
start, size_t len); */
|
||||
313 arch_sync_cache_range:
|
||||
314 0000028C 00402DE9 push { r14 }
|
||||
315 00000290 ........ bl arch_clean_cache_range
|
||||
316
|
||||
317 00000294 0000A0E3 mov r0, #0
|
||||
318 00000298 150F07EE mcr p15, 0, r0, c7, c5, 0 //
|
||||
invali
|
||||
date
|
||||
icache
|
||||
to
|
||||
PoU
|
||||
319
|
||||
320 0000029C 0080BDE8 pop { pc }
|
||||
321
|
||||
322 #endif
|
||||
323
|
||||
323.1 TABLE
|
||||
323.2 000002A0 FF030000 Reference on line 161,209
|
||||
323.3 000002A4 FF7F0000 Reference on line 164,212,273
|
||||
324 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 680 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,443 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_exceptions.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_exceptions.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_exceptions.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWB936.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_exceptions.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * Copyright (c) 2008-2015 Travis Geiselbrecht
|
||||
3 *
|
||||
4 * Permission is hereby granted, free of
|
||||
charge, to any person obtaining
|
||||
5 * a copy of this software and associated
|
||||
documentation files
|
||||
6 * (the "Software"), to deal in the Software
|
||||
without restriction,
|
||||
7 * including without limitation the rights to
|
||||
use, copy, modify, merge,
|
||||
8 * publish, distribute, sublicense, and/or
|
||||
sell copies of the Software,
|
||||
9 * and to permit persons to whom the Software
|
||||
is furnished to do so,
|
||||
10 * subject to the following conditions:
|
||||
11 *
|
||||
12 * The above copyright notice and this
|
||||
permission notice shall be
|
||||
13 * included in all copies or substantial
|
||||
portions of the Software.
|
||||
14 *
|
||||
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT
|
||||
WARRANTY OF ANY KIND,
|
||||
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT
|
||||
LIMITED TO THE WARRANTIES OF
|
||||
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR
|
||||
PURPOSE AND NONINFRINGEMENT.
|
||||
18 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
||||
HOLDERS BE LIABLE FOR ANY
|
||||
19 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||||
IN AN ACTION OF CONTRACT,
|
||||
20 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR
|
||||
IN CONNECTION WITH THE
|
||||
21 * SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||||
THE SOFTWARE.
|
||||
22 */
|
||||
23
|
||||
24 INCLUDE config.h
|
||||
26
|
||||
27 EXTERN arm_undefined_handler
|
||||
28 EXTERN arm_prefetch_abort_handler
|
||||
29 EXTERN arm_data_abort_handler
|
||||
30 EXTERN arm_irq_handler
|
||||
31 EXTERN arm_fiq_handler
|
||||
32
|
||||
33 PUBLIC Arm_Undefined_Handler
|
||||
34 PUBLIC Arm_SWI_Handler
|
||||
35 PUBLIC Arm_Prefetch_Handler
|
||||
36 PUBLIC Arm_Abort_Handler
|
||||
37 PUBLIC Arm_IRQ_Handler
|
||||
38 PUBLIC Arm_FIQ_Handler
|
||||
39
|
||||
40 PUBLIC arm_save_mode_regs
|
||||
41 PUBLIC arm_reserved
|
||||
42
|
||||
43 SECTION .text:CODE:ROOT(2)
|
||||
44
|
||||
45 ; macros to align and unalign the stack on 8
|
||||
byte boundary for ABI compliance
|
||||
55
|
||||
61
|
||||
62 ; save and disable the vfp unit
|
||||
73
|
||||
74 ; restore the vfp enable/disable state
|
||||
81
|
||||
82 ; Save callee trashed registers.
|
||||
83 ; At exit r0 contains a pointer to the
|
||||
register frame.
|
||||
84
|
||||
109
|
||||
115
|
||||
134
|
||||
135 ; Save all registers.
|
||||
136 ; At exit r0 contains a pointer to the
|
||||
register frame.
|
||||
137
|
||||
162
|
||||
167
|
||||
186
|
||||
187 arm_save_mode_regs:
|
||||
188 00000000 00100FE1 mrs r1, cpsr
|
||||
189
|
||||
190 00000004 0060C0E8 stmia r0, { r13, r14 }^ /* usr */
|
||||
191 00000008 080080E2 add r0, #8
|
||||
192
|
||||
193 0000000C 110002F1 cps #0x11 /* fiq */
|
||||
194 00000010 04D080E4 str r13, [r0], #4
|
||||
195 00000014 04E080E4 str r14, [r0], #4
|
||||
196
|
||||
197 00000018 120002F1 cps #0x12 /* irq */
|
||||
198 0000001C 04D080E4 str r13, [r0], #4
|
||||
199 00000020 04E080E4 str r14, [r0], #4
|
||||
200
|
||||
201 00000024 130002F1 cps #0x13 /* svc */
|
||||
202 00000028 04D080E4 str r13, [r0], #4
|
||||
203 0000002C 04E080E4 str r14, [r0], #4
|
||||
204
|
||||
205 00000030 170002F1 cps #0x17 /* abt */
|
||||
206 00000034 04D080E4 str r13, [r0], #4
|
||||
207 00000038 04E080E4 str r14, [r0], #4
|
||||
208
|
||||
209 0000003C 1B0002F1 cps #0x1b /* und */
|
||||
210 00000040 04D080E4 str r13, [r0], #4
|
||||
211 00000044 04E080E4 str r14, [r0], #4
|
||||
212
|
||||
213 00000048 1F0002F1 cps #0x1f /* sys */
|
||||
214 0000004C 04D080E4 str r13, [r0], #4
|
||||
215 00000050 04E080E4 str r14, [r0], #4
|
||||
216
|
||||
217 00000054 01F021E1 msr cpsr_c, r1
|
||||
218
|
||||
219 00000058 1EFF2FE1 bx lr
|
||||
220
|
||||
221 Arm_Undefined_Handler:
|
||||
222 save
|
||||
222.1 ; save spsr and r14 onto the svc
|
||||
stack
|
||||
222.2 0000005C 13056DF9 srsdb #0x13!
|
||||
222.3
|
||||
222.4 ; switch to svc mode, interrupts
|
||||
disabled
|
||||
222.5 00000060 93000EF1 cpsid i,#0x13
|
||||
222.6
|
||||
222.7 ; save callee trashed regs and lr
|
||||
222.8 00000064 1F502DE9 push { r0-r4, r12, lr }
|
||||
222.9
|
||||
222.10 ; save user space sp/lr
|
||||
222.11 00000068 08D04DE2 sub sp, #8
|
||||
222.12 0000006C 0060CDE8 stmia sp, { r13, r14 }^
|
||||
222.13
|
||||
222.14 #if CONFIG_ARCH_WITH_FPU
|
||||
222.15 ; save and disable the vfp unit
|
||||
222 vfp_save r0
|
||||
222.1 ; save old fpexc
|
||||
222.2 00000070 100AF8EE vmrs r0, fpexc
|
||||
222.3
|
||||
222.4 00000074 01002DE9 push { r0 }
|
||||
222.5
|
||||
222.6 ; hard disable the vfp unit
|
||||
222.7 00000078 4004C0E3 bic r0, #(1<<30)
|
||||
222.8 0000007C 100AE8EE vmsr fpexc, r0
|
||||
222.9 endm
|
||||
222.10 #endif
|
||||
222.11
|
||||
222.12 ; make sure the stack is 8 byte aligned
|
||||
222 stack_align r0
|
||||
222.1 ; make sure the stack is aligned
|
||||
222.2 00000080 0D00A0E1 mov r0, sp
|
||||
222.3 00000084 04001DE3 tst sp, #4
|
||||
222.4 00000088 04D04D02 subeq sp, #4
|
||||
222.5 0000008C 01002DE9 push { r0 }
|
||||
222.6
|
||||
222.7 ; tempreg holds the original stack
|
||||
222.8 endm
|
||||
222.9
|
||||
222.10 ; r0 now holds the pointer to the original
|
||||
iframe (before alignment)
|
||||
222.11 endm
|
||||
223 ; r0 now holds pointer to iframe
|
||||
224
|
||||
225 00000090 ........ bl arm_undefined_handler
|
||||
226
|
||||
227 restore
|
||||
227.1 ; undo the stack alignment we did
|
||||
before
|
||||
227 stack_restore r0
|
||||
227.1 ; restore the potentially unaligned
|
||||
stack
|
||||
227.2 00000094 0100BDE8 pop { r0 }
|
||||
227.3 00000098 00D0A0E1 mov sp, r0
|
||||
227.4 endm
|
||||
227.5
|
||||
227.6 #if CONFIG_ARCH_WITH_FPU
|
||||
227.7 ; restore the old state of the vfp
|
||||
unit
|
||||
227 vfp_restore r0
|
||||
227.1 ; restore fpexc
|
||||
227.2 0000009C 0100BDE8 pop { r0 }
|
||||
227.3
|
||||
227.4 000000A0 100AE8EE vmsr fpexc, r0
|
||||
227.5 endm
|
||||
227.6 #endif
|
||||
227.7
|
||||
227.8 ; restore user space sp/lr
|
||||
227.9 000000A4 0060DDE8 ldmia sp, { r13, r14 }^
|
||||
227.10 000000A8 08D08DE2 add sp, #8
|
||||
227.11
|
||||
227.12 000000AC 1F50BDE8 pop { r0-r4, r12, lr }
|
||||
227.13
|
||||
227.14 ; return to whence we came from
|
||||
227.15 000000B0 000ABDF8 rfeia sp!
|
||||
227.16 endm
|
||||
228
|
||||
229 Arm_Prefetch_Handler:
|
||||
230 saveall_offset #4
|
||||
230.1 000000B4 04E04EE2 sub lr, #4
|
||||
230 saveall
|
||||
230.1 ; save spsr and r14 onto the svc
|
||||
stack
|
||||
230.2 000000B8 13056DF9 srsdb #0x13!
|
||||
230.3
|
||||
230.4 ; switch to svc mode, interrupts
|
||||
disabled
|
||||
230.5 000000BC 93000EF1 cpsid i,#0x13
|
||||
230.6
|
||||
230.7 ; save all regs
|
||||
230.8 000000C0 FF5F2DE9 push { r0-r12, lr }
|
||||
230.9
|
||||
230.10 ; save user space sp/lr
|
||||
230.11 000000C4 08D04DE2 sub sp, #8
|
||||
230.12 000000C8 0060CDE8 stmia sp, { r13, r14 }^
|
||||
230.13
|
||||
230.14 #if CONFIG_ARCH_WITH_FPU
|
||||
230.15 ; save and disable the vfp unit
|
||||
230 vfp_save r0
|
||||
230.1 ; save old fpexc
|
||||
230.2 000000CC 100AF8EE vmrs r0, fpexc
|
||||
230.3
|
||||
230.4 000000D0 01002DE9 push { r0 }
|
||||
230.5
|
||||
230.6 ; hard disable the vfp unit
|
||||
230.7 000000D4 4004C0E3 bic r0, #(1<<30)
|
||||
230.8 000000D8 100AE8EE vmsr fpexc, r0
|
||||
230.9 endm
|
||||
230.10 #endif
|
||||
230.11
|
||||
230.12 ; make sure the stack is 8 byte aligned
|
||||
230 stack_align r0
|
||||
230.1 ; make sure the stack is aligned
|
||||
230.2 000000DC 0D00A0E1 mov r0, sp
|
||||
230.3 000000E0 04001DE3 tst sp, #4
|
||||
230.4 000000E4 04D04D02 subeq sp, #4
|
||||
230.5 000000E8 01002DE9 push { r0 }
|
||||
230.6
|
||||
230.7 ; tempreg holds the original stack
|
||||
230.8 endm
|
||||
230.9
|
||||
230.10 ; r0 now holds the pointer to the original
|
||||
iframe (before alignment)
|
||||
230.11 endm
|
||||
230.12 endm
|
||||
231 ; r0 now holds pointer to iframe
|
||||
232
|
||||
233 000000EC ........ bl arm_prefetch_abort_handler
|
||||
234
|
||||
235 restoreall
|
||||
235.1 ; undo the stack alignment we did
|
||||
before
|
||||
235 stack_restore r0
|
||||
235.1 ; restore the potentially unaligned
|
||||
stack
|
||||
235.2 000000F0 0100BDE8 pop { r0 }
|
||||
235.3 000000F4 00D0A0E1 mov sp, r0
|
||||
235.4 endm
|
||||
235.5
|
||||
235.6 #if CONFIG_ARCH_WITH_FPU
|
||||
235.7 ; restore the old state of the vfp
|
||||
unit
|
||||
235 vfp_restore r0
|
||||
235.1 ; restore fpexc
|
||||
235.2 000000F8 0100BDE8 pop { r0 }
|
||||
235.3
|
||||
235.4 000000FC 100AE8EE vmsr fpexc, r0
|
||||
235.5 endm
|
||||
235.6 #endif
|
||||
235.7
|
||||
235.8 ; restore user space sp/lr
|
||||
235.9 00000100 0060DDE8 ldmia sp, { r13, r14 }^
|
||||
235.10 00000104 08D08DE2 add sp, #8
|
||||
235.11
|
||||
235.12 00000108 FF5FBDE8 pop { r0-r12, r14 }
|
||||
235.13
|
||||
235.14 ; return to whence we came from
|
||||
235.15 0000010C 000ABDF8 rfeia sp!
|
||||
235.16 endm
|
||||
236
|
||||
237 Arm_Abort_Handler:
|
||||
238 saveall_offset #8
|
||||
238.1 00000110 08E04EE2 sub lr, #8
|
||||
238 saveall
|
||||
238.1 ; save spsr and r14 onto the svc
|
||||
stack
|
||||
238.2 00000114 13056DF9 srsdb #0x13!
|
||||
238.3
|
||||
238.4 ; switch to svc mode, interrupts
|
||||
disabled
|
||||
238.5 00000118 93000EF1 cpsid i,#0x13
|
||||
238.6
|
||||
238.7 ; save all regs
|
||||
238.8 0000011C FF5F2DE9 push { r0-r12, lr }
|
||||
238.9
|
||||
238.10 ; save user space sp/lr
|
||||
238.11 00000120 08D04DE2 sub sp, #8
|
||||
238.12 00000124 0060CDE8 stmia sp, { r13, r14 }^
|
||||
238.13
|
||||
238.14 #if CONFIG_ARCH_WITH_FPU
|
||||
238.15 ; save and disable the vfp unit
|
||||
238 vfp_save r0
|
||||
238.1 ; save old fpexc
|
||||
238.2 00000128 100AF8EE vmrs r0, fpexc
|
||||
238.3
|
||||
238.4 0000012C 01002DE9 push { r0 }
|
||||
238.5
|
||||
238.6 ; hard disable the vfp unit
|
||||
238.7 00000130 4004C0E3 bic r0, #(1<<30)
|
||||
238.8 00000134 100AE8EE vmsr fpexc, r0
|
||||
238.9 endm
|
||||
238.10 #endif
|
||||
238.11
|
||||
238.12 ; make sure the stack is 8 byte aligned
|
||||
238 stack_align r0
|
||||
238.1 ; make sure the stack is aligned
|
||||
238.2 00000138 0D00A0E1 mov r0, sp
|
||||
238.3 0000013C 04001DE3 tst sp, #4
|
||||
238.4 00000140 04D04D02 subeq sp, #4
|
||||
238.5 00000144 01002DE9 push { r0 }
|
||||
238.6
|
||||
238.7 ; tempreg holds the original stack
|
||||
238.8 endm
|
||||
238.9
|
||||
238.10 ; r0 now holds the pointer to the original
|
||||
iframe (before alignment)
|
||||
238.11 endm
|
||||
238.12 endm
|
||||
239 ; r0 now holds pointer to iframe
|
||||
240
|
||||
241 00000148 ........ bl arm_data_abort_handler
|
||||
242
|
||||
243 restoreall
|
||||
243.1 ; undo the stack alignment we did
|
||||
before
|
||||
243 stack_restore r0
|
||||
243.1 ; restore the potentially unaligned
|
||||
stack
|
||||
243.2 0000014C 0100BDE8 pop { r0 }
|
||||
243.3 00000150 00D0A0E1 mov sp, r0
|
||||
243.4 endm
|
||||
243.5
|
||||
243.6 #if CONFIG_ARCH_WITH_FPU
|
||||
243.7 ; restore the old state of the vfp
|
||||
unit
|
||||
243 vfp_restore r0
|
||||
243.1 ; restore fpexc
|
||||
243.2 00000154 0100BDE8 pop { r0 }
|
||||
243.3
|
||||
243.4 00000158 100AE8EE vmsr fpexc, r0
|
||||
243.5 endm
|
||||
243.6 #endif
|
||||
243.7
|
||||
243.8 ; restore user space sp/lr
|
||||
243.9 0000015C 0060DDE8 ldmia sp, { r13, r14 }^
|
||||
243.10 00000160 08D08DE2 add sp, #8
|
||||
243.11
|
||||
243.12 00000164 FF5FBDE8 pop { r0-r12, r14 }
|
||||
243.13
|
||||
243.14 ; return to whence we came from
|
||||
243.15 00000168 000ABDF8 rfeia sp!
|
||||
243.16 endm
|
||||
244
|
||||
245 Arm_SWI_Handler:
|
||||
246 /* not support */
|
||||
247 0000016C 60009FE5 ldr r0,=Arm_SWI_Handler
|
||||
248 00000170 10FF2FE1 bx r0
|
||||
249
|
||||
250 Arm_IRQ_Handler:
|
||||
251 00000174 04E04EE2 sub lr, lr, #4
|
||||
252
|
||||
253 00000178 13056DF9 srsdb #0x13!
|
||||
254
|
||||
255 0000017C 93000EF1 cpsid i,#0x13
|
||||
256
|
||||
257 00000180 1F502DE9 push {r0-r4, r12, lr}
|
||||
258
|
||||
259 00000184 08D04DE2 sub sp, #8
|
||||
260 00000188 0060CDE8 stmia sp, {r13, r14}^
|
||||
261
|
||||
262 0000018C 0D20A0E1 mov r2, sp
|
||||
263 00000190 04001DE3 tst sp, #4
|
||||
264 00000194 04D04D02 subeq sp, #4
|
||||
265 00000198 04002DE9 push {r2}
|
||||
266
|
||||
267 0000019C 01402DE9 push {r0, lr}
|
||||
268
|
||||
269 000001A0 ........ bl arm_irq_handler
|
||||
270
|
||||
271 000001A4 0140BDE8 pop {r0, lr}
|
||||
272
|
||||
273 000001A8 0400BDE8 pop {r2}
|
||||
274 000001AC 02D0A0E1 mov sp, r2
|
||||
275
|
||||
276 000001B0 0060DDE8 ldmia sp, {r13, r14}^
|
||||
277 000001B4 08D08DE2 add sp, #8
|
||||
278
|
||||
279 000001B8 1F50BDE8 pop {r0-r4, r12, lr}
|
||||
280
|
||||
281 000001BC 000ABDF8 rfeia sp!
|
||||
282
|
||||
283 Arm_FIQ_Handler:
|
||||
284 000001C0 0F502DE9 push {r0-r3, r12, lr}
|
||||
285 000001C4 ........ blx arm_fiq_handler
|
||||
286 000001C8 0F50BDE8 pop {r0-r3, r12, lr}
|
||||
287 000001CC 04F05EE2 subs pc, lr, #4
|
||||
288
|
||||
289 arm_reserved:
|
||||
290 000001D0 FEFFFFEA b .
|
||||
291
|
||||
291.1 TABLE
|
||||
291.2 000001D4 ........ Reference on line 247
|
||||
292 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 472 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,95 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_fullcontextrestore.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_fullcontextrestore.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_fullcontextrestore.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWB9A5.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_fullcontextrestore.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * arm_fullcontextrestore.S
|
||||
3 *
|
||||
4 * Copyright (c) 2022 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: ARM full context restore.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 */
|
||||
12
|
||||
13 INCLUDE config.h
|
||||
16
|
||||
17 /*********************************************
|
||||
*******************************
|
||||
18 * Public Functions
|
||||
19 *********************************************
|
||||
*******************************/
|
||||
20
|
||||
21 PUBLIC arm_fullcontextrestore
|
||||
22
|
||||
23 SECTION .text:CODE(2)
|
||||
24
|
||||
25 /*********************************************
|
||||
*******************************
|
||||
26 * Name: arm_fullcontextrestore
|
||||
27 *********************************************
|
||||
*******************************/
|
||||
28
|
||||
29 arm_fullcontextrestore:
|
||||
30
|
||||
31 00000000 1F0002F1 cps #0x1F
|
||||
|
||||
/* Enter sys mode
|
||||
*/
|
||||
32
|
||||
33 /* Perform the System call with R0=1
|
||||
and R1=regs */
|
||||
34
|
||||
35 00000004 0010A0E1 mov r1, r0
|
||||
|
||||
/* R1: regs
|
||||
*/
|
||||
36 00000008 0100A0E3 mov r0, #SYS_restore_contex
|
||||
t /* R0:
|
||||
restore context
|
||||
*/
|
||||
37 0000000C 000000EF svc 0
|
||||
/* Force synchronous SVCall (or Hard Fault)
|
||||
*/
|
||||
38
|
||||
39 /* This call should not return
|
||||
*/
|
||||
40
|
||||
41 00000010 1EFF2FE1 bx lr
|
||||
|
||||
/*
|
||||
Unnecessary ... will
|
||||
not return */
|
||||
42
|
||||
43 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 20 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,83 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_saveusercontext.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_saveusercontext.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_saveusercontext.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWBA23.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_saveusercontext.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * arm_saveusercontext.S
|
||||
3 *
|
||||
4 * Copyright (c) 2022 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: ARM save user context.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 */
|
||||
12
|
||||
13 INCLUDE config.h
|
||||
16
|
||||
17 /*********************************************
|
||||
*******************************
|
||||
18 * Public Functions
|
||||
19 *********************************************
|
||||
*******************************/
|
||||
20
|
||||
21 PUBLIC arm_saveusercontext
|
||||
22
|
||||
23 SECTION .text:CODE(2)
|
||||
24
|
||||
25 /*********************************************
|
||||
*******************************
|
||||
26 * Name: arm_saveusercontext
|
||||
27 *********************************************
|
||||
*******************************/
|
||||
28
|
||||
29 arm_saveusercontext:
|
||||
30
|
||||
31 /* Perform the System call with R0=0
|
||||
and R1=regs */
|
||||
32
|
||||
33 00000000 0010A0E1 mov r1, r0
|
||||
|
||||
/* R1: regs
|
||||
*/
|
||||
34 00000004 0000A0E3 mov r0, #SYS_save_context
|
||||
/* R0: save
|
||||
context (also
|
||||
return value)
|
||||
*/
|
||||
35 00000008 000000EF svc 0
|
||||
/* Force synchronous SVCall (or Hard Fault) */
|
||||
36
|
||||
37 0000000C 1EFF2FE1 bx lr
|
||||
38
|
||||
39 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 16 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,80 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_switchcontext.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_switchcontext.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_switchcontext.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWBA81.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_switchcontext.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * arm_switchcontext.S
|
||||
3 *
|
||||
4 * Copyright (c) 2022 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: ARM switch context.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 */
|
||||
12
|
||||
13 INCLUDE config.h
|
||||
16
|
||||
17 /*********************************************
|
||||
*******************************
|
||||
18 * Public Functions
|
||||
19 *********************************************
|
||||
*******************************/
|
||||
20
|
||||
21 PUBLIC arm_switchcontext
|
||||
22
|
||||
23 SECTION .text:CODE(2)
|
||||
24
|
||||
25 /*********************************************
|
||||
*******************************
|
||||
26 * Name: arm_switchcontext
|
||||
27 *********************************************
|
||||
*******************************/
|
||||
28
|
||||
29 arm_switchcontext:
|
||||
30
|
||||
31 /* Perform the System call with R0=2
|
||||
*/
|
||||
32
|
||||
33 00000000 0200A0E3 mov r0, #SYS_switch_context
|
||||
/* R0: context
|
||||
switch */
|
||||
34 00000004 000000EF svc 0
|
||||
/* Force synchronous SVCall (or Hard Fault) */
|
||||
35
|
||||
36 /* We will get here only after the
|
||||
rerturn from the context switch */
|
||||
37
|
||||
38 00000008 1EFF2FE1 bx lr
|
||||
39
|
||||
40 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 12 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
@@ -0,0 +1,196 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_tcm_asm.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\arm_tcm_asm.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_tcm_asm.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWBAE0.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\iar\arm_tcm_asm.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * arm_tcm.S
|
||||
3 *
|
||||
4 * Copyright (c) 2020 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: Cortex V7R TCM driver.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 */
|
||||
12
|
||||
13 INCLUDE config.h
|
||||
16
|
||||
17 #if CONFIG_ARM_WITH_TCM
|
||||
18
|
||||
19 PUBLIC tcma_enable_early
|
||||
20 PUBLIC tcmb_enable_early
|
||||
21
|
||||
22 SECTION .text:CODE(2)
|
||||
23
|
||||
28
|
||||
34
|
||||
40
|
||||
48
|
||||
62
|
||||
63 /* This function not store registers,
|
||||
64 * only used before stack setup.
|
||||
65 */
|
||||
66 tcma_enable_early:
|
||||
67
|
||||
68 /* disable ecc */
|
||||
69 tcm_disable_ecc r4, ATCMPCEN
|
||||
69.1 00000000 304F11EE mrc p15, 0, r4, c1, c0, 1
|
||||
69.2 00000004 8047C4E3 bic r4, r4, #(ATCMPCEN)
|
||||
69.3 00000008 304F01EE mcr p15, 0, r4, c1, c0, 1
|
||||
69.4 ENDM
|
||||
70
|
||||
71 /* read tcma size, r2 save size */
|
||||
72 tcm_get_size 1, r2, r4
|
||||
72.1 0000000C 312F19EE mrc p15, 0, r2, c9, c1, 1
|
||||
72.2 00000010 5221E4E7 ubfx r2, r2, #2, #5
|
||||
72.3 00000014 092092E2 adds r2, #9
|
||||
72.4 00000018 0140B0E3 movs r4, #1
|
||||
72.5 0000001C 1422B0E1 lsls r2, r4, r2
|
||||
72.6 ENDM
|
||||
73
|
||||
74 /* enable tcma, r0 save addr */
|
||||
75 tcm_enable 1, r0, r4
|
||||
75.1 00000020 014080E3 orr r4, r0, #1
|
||||
75.2 00000024 314F09EE mcr p15, 0, r4, c9, c1, 1
|
||||
75.3 ENDM
|
||||
76
|
||||
77 /* check enable ecc */
|
||||
78 00000028 010051E3 cmp r1, #1
|
||||
79 0000002C 2A00001A bne .Lout
|
||||
80
|
||||
81 /* clear tcma */
|
||||
82 tcm_clear r0, r2, r6, r7
|
||||
82.1 local .Ltcm_loop
|
||||
82.2 local .Ltcm_loop_end
|
||||
82.3 00000030 0060A0E3 mov r6, #0
|
||||
82.4 00000034 0070A0E3 mov r7, #0
|
||||
82.5 00000038 022080E0 add r2, r0, r2
|
||||
82.6 .Ltcm_loop:
|
||||
82.7 0000003C 020050E1 cmp r0, r2
|
||||
82.8 00000040 0100002A bhs .Ltcm_loop_end
|
||||
82.9 00000044 C000A0E8 stmia r0!, {r6-r7}
|
||||
82.10 00000048 FBFFFFEA b .Ltcm_loop
|
||||
82.11 .Ltcm_loop_end:
|
||||
82.12 ENDM
|
||||
83
|
||||
84 /* enalbe ecc */
|
||||
85 tcm_enable_ecc r4, ATCMPCEN
|
||||
85.1 0000004C 304F11EE mrc p15, 0, r4, c1, c0, 1
|
||||
85.2 00000050 804784E3 orr r4, r4, #(ATCMPCEN)
|
||||
85.3 00000054 304F01EE mcr p15, 0, r4, c1, c0, 1
|
||||
85.4 ENDM
|
||||
86
|
||||
87 00000058 1F0000EA b .Lout
|
||||
88
|
||||
89 /* This function not store registers,
|
||||
90 * only used before stack setup.
|
||||
91 */
|
||||
92 tcmb_enable_early:
|
||||
93
|
||||
94 /* disable ecc */
|
||||
95 tcm_disable_ecc r4, (B0TCMPCEN |
|
||||
B1TCMPCEN)
|
||||
95.1 0000005C 304F11EE mrc p15, 0, r4, c1, c0, 1
|
||||
95.2 00000060 C046C4E3 bic r4, r4, #((B0TCMPCEN | B1TCMPCEN))
|
||||
95.3 00000064 304F01EE mcr p15, 0, r4, c1, c0, 1
|
||||
95.4 ENDM
|
||||
96
|
||||
97 /* read tcma size, r2 save size */
|
||||
98 tcm_get_size 0, r2, r4
|
||||
98.1 00000068 112F19EE mrc p15, 0, r2, c9, c1, 0
|
||||
98.2 0000006C 5221E4E7 ubfx r2, r2, #2, #5
|
||||
98.3 00000070 092092E2 adds r2, #9
|
||||
98.4 00000074 0140B0E3 movs r4, #1
|
||||
98.5 00000078 1422B0E1 lsls r2, r4, r2
|
||||
98.6 ENDM
|
||||
99
|
||||
100 /* enable tcma, r0 save addr */
|
||||
101 tcm_enable 0, r0, r4
|
||||
101.1 0000007C 014080E3 orr r4, r0, #1
|
||||
101.2 00000080 114F09EE mcr p15, 0, r4, c9, c1, 0
|
||||
101.3 ENDM
|
||||
102
|
||||
103 /* check enable ecc */
|
||||
104 00000084 010051E3 cmp r1, #1
|
||||
105 00000088 1300001A bne .Lout
|
||||
106
|
||||
107 /* clear tcma */
|
||||
108 tcm_clear r0, r2, r6, r7
|
||||
108.1 local .Ltcm_loop
|
||||
108.2 local .Ltcm_loop_end
|
||||
108.3 0000008C 0060A0E3 mov r6, #0
|
||||
108.4 00000090 0070A0E3 mov r7, #0
|
||||
108.5 00000094 022080E0 add r2, r0, r2
|
||||
108.6 .Ltcm_loop:
|
||||
108.7 00000098 020050E1 cmp r0, r2
|
||||
108.8 0000009C 0100002A bhs .Ltcm_loop_end
|
||||
108.9 000000A0 C000A0E8 stmia r0!, {r6-r7}
|
||||
108.10 000000A4 FBFFFFEA b .Ltcm_loop
|
||||
108.11 .Ltcm_loop_end:
|
||||
108.12 ENDM
|
||||
109
|
||||
110 /* enalbe ecc */
|
||||
111 tcm_enable_ecc r4, (B0TCMPCEN | B1TCMPCEN)
|
||||
111.1 000000A8 304F11EE mrc p15, 0, r4, c1, c0, 1
|
||||
111.2 000000AC C04684E3 orr r4, r4, #((B0TCMPCEN | B1TCMPCEN))
|
||||
111.3 000000B0 304F01EE mcr p15, 0, r4, c1, c0, 1
|
||||
111.4 ENDM
|
||||
112
|
||||
113 000000B4 080000EA b .Lout
|
||||
114
|
||||
115 /* Clear the TCM, each store must be 64 bits
|
||||
aligned. */
|
||||
116 tcm_clear_64bit:
|
||||
117
|
||||
118 000000B8 C0002DE9 push {r6, r7}
|
||||
119 tcm_clear r0, r1, r6, r7
|
||||
119.1 local .Ltcm_loop
|
||||
119.2 local .Ltcm_loop_end
|
||||
119.3 000000BC 0060A0E3 mov r6, #0
|
||||
119.4 000000C0 0070A0E3 mov r7, #0
|
||||
119.5 000000C4 011080E0 add r1, r0, r1
|
||||
119.6 .Ltcm_loop:
|
||||
119.7 000000C8 010050E1 cmp r0, r1
|
||||
119.8 000000CC 0100002A bhs .Ltcm_loop_end
|
||||
119.9 000000D0 C000A0E8 stmia r0!, {r6-r7}
|
||||
119.10 000000D4 FBFFFFEA b .Ltcm_loop
|
||||
119.11 .Ltcm_loop_end:
|
||||
119.12 ENDM
|
||||
120 000000D8 C000BDE8 pop {r6, r7}
|
||||
121
|
||||
122 .Lout:
|
||||
123 000000DC 1EFF2FE1 bx lr
|
||||
124
|
||||
125 #endif
|
||||
126
|
||||
127 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 224 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,322 @@
|
||||
###############################################################################
|
||||
# #
|
||||
# IAR Assembler V8.50.6.265/W32 for ARM 21/Jul/2024 18:27:12 #
|
||||
# Copyright 1999-2020 IAR Systems AB. #
|
||||
# #
|
||||
# Source file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\startup\iar\startup.S#
|
||||
# List file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List\startup.lst#
|
||||
# Object file = D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\startup.o#
|
||||
# Command line = -f #
|
||||
# C:\Users\liumin\AppData\Local\Temp\EWBBBD.tmp #
|
||||
# (D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\startup\iar\startup.S #
|
||||
# -OD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj #
|
||||
# -s+ -M<> -w+ -r -DASSEMBLY -D__ICCARM__ #
|
||||
# -LD:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\List #
|
||||
# -t8 --cpu Cortex-R5 --fpu VFPv3_D16 #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\\ #
|
||||
# -ID:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\\) #
|
||||
# #
|
||||
###############################################################################
|
||||
|
||||
1 /*
|
||||
2 * startup.S
|
||||
3 *
|
||||
4 * Copyright (c) 2020 Semidrive Semiconductor.
|
||||
5 * All rights reserved.
|
||||
6 *
|
||||
7 * Description: ARM start function.
|
||||
8 *
|
||||
9 * Revision History:
|
||||
10 * -----------------
|
||||
11 */
|
||||
12
|
||||
13 INCLUDE config.h
|
||||
16
|
||||
17 MODULE ?cstartup
|
||||
18
|
||||
19 ;; Forward declaration of sections.
|
||||
20 SECTION IRQ_STACK:DATA:NOROOT(3)
|
||||
21 SECTION FIQ_STACK:DATA:NOROOT(3)
|
||||
22 SECTION SVC_STACK:DATA:NOROOT(3)
|
||||
23 SECTION ABT_STACK:DATA:NOROOT(3)
|
||||
24 SECTION UND_STACK:DATA:NOROOT(3)
|
||||
25 SECTION CSTACK:DATA:NOROOT(3)
|
||||
26
|
||||
27 PUBLIC __vector
|
||||
28 PUBLIC __iar_program_start
|
||||
29 EXTERN tcma_enable_early
|
||||
30 EXTERN tcmb_enable_early
|
||||
31 EXTERN arch_enable_cache
|
||||
32 EXTERN arch_clean_invalidate_dcache_all
|
||||
33 EXTERN copy_intvec
|
||||
34 EXTERN call_constructors
|
||||
35 EXTERN device_init
|
||||
36
|
||||
37 EXTERN Arm_Undefined_Handler
|
||||
38 EXTERN Arm_SWI_Handler
|
||||
39 EXTERN Arm_Prefetch_Handler
|
||||
40 EXTERN Arm_Abort_Handler
|
||||
41 EXTERN Arm_IRQ_Handler
|
||||
42 EXTERN Arm_FIQ_Handler
|
||||
43
|
||||
44 PUBWEAK Undefined_Handler
|
||||
45 PUBWEAK SWI_Handler
|
||||
46 PUBWEAK Prefetch_Handler
|
||||
47 PUBWEAK Abort_Handler
|
||||
48 PUBWEAK IRQ_Handler
|
||||
49 PUBWEAK FIQ_Handler
|
||||
50
|
||||
51 SECTION .intvec:CODE:NOROOT(2)
|
||||
52
|
||||
53 __vector:
|
||||
54 ; All default exception handlers (except
|
||||
reset) are
|
||||
55 ; defined as weak symbol definitions.
|
||||
56 ; If a handler is defined by the
|
||||
application it will take precedence.
|
||||
57 00000000 18F09FE5 LDR PC,Reset_Addr ;
|
||||
Reset
|
||||
58 00000004 18F09FE5 LDR PC,Undefined_Addr ; Undefined
|
||||
instructio
|
||||
ns
|
||||
59 00000008 18F09FE5 LDR PC,SWI_Addr ; Software
|
||||
interrupt
|
||||
(SWI/SVC)
|
||||
60 0000000C 18F09FE5 LDR PC,Prefetch_Addr ; Prefetch
|
||||
abort
|
||||
61 00000010 18F09FE5 LDR PC,Abort_Addr ; Data
|
||||
abort
|
||||
62 00000014 00000000 DCD 0 ;
|
||||
RESERVED
|
||||
63 00000018 14F09FE5 LDR PC,IRQ_Addr ;
|
||||
IRQ
|
||||
64 0000001C 14F09FE5 LDR PC,FIQ_Addr ;
|
||||
FIQ
|
||||
65
|
||||
66 DATA
|
||||
67
|
||||
68 00000020 ........ Reset_Addr DC32 __iar_progra
|
||||
m_start
|
||||
69 00000024 ........ Undefined_Addr DC32 Undefined_Ha
|
||||
ndler
|
||||
70 00000028 ........ SWI_Addr DC32 SWI_Handler
|
||||
71 0000002C ........ Prefetch_Addr DC32 Prefetch_Han
|
||||
dler
|
||||
72 00000030 ........ Abort_Addr DC32 Abort_Handle
|
||||
r
|
||||
73 00000034 ........ IRQ_Addr DC32 IRQ_Handler
|
||||
74 00000038 ........ FIQ_Addr DC32 FIQ_Handler
|
||||
75
|
||||
76 SECTION .boot:CODE:NOROOT(2)
|
||||
77
|
||||
78 EXTERN main
|
||||
79 REQUIRE __vector
|
||||
80 EXTWEAK __iar_data_init3
|
||||
81 EXTWEAK __iar_init_core
|
||||
82 EXTWEAK __iar_init_vfp
|
||||
83 EXTWEAK __iar_argc_argv
|
||||
84
|
||||
85 #if CONFIG_PM
|
||||
87 #endif
|
||||
88
|
||||
89 ARM
|
||||
90
|
||||
91 __iar_program_start:
|
||||
92 ?cstartup:
|
||||
93 /* do some early cpu setup */
|
||||
94 00000000 D300A0E3 mov r0, #(PSR_MODE_SVC | PSR_I_BIT |
|
||||
PSR_F_BIT)
|
||||
95 00000004 00F021E1 msr cpsr_c, r0
|
||||
96
|
||||
97 00000008 10CF11EE mrc p15, 0, r12, c1, c0, 0
|
||||
98 0000000C 07C0CCE3 bic r12, r12, #(SCTLR_M | SCTLR_A |
|
||||
SCTLR_C)
|
||||
99 00000010 54CCCCE3 bic r12, r12, #(SCTLR_SW | SCTLR_I |
|
||||
SCTLR_RR)
|
||||
100 00000014 42C4CCE3 bic r12, r12, #(SCTLR_EE | SCTLR_TE)
|
||||
101 00000018 80CE8CE3 orr r12, r12, #(SCTLR_Z)
|
||||
102 #if CONFIG_ARM_HIGHVECTORS
|
||||
104 #else
|
||||
105 0000001C 80CDCCE3 bic r12, r12, #(SCTLR_V)
|
||||
106 #endif
|
||||
107 00000020 10CF01EE mcr p15, 0, r12, c1, c0, 0
|
||||
108
|
||||
109 /* Configure peripheral ports */
|
||||
110 00000024 300F1FEE mrc p15, 0, r0, c15, c0, 1
|
||||
111 00000028 7C0010E3 tst r0, #(0x1F << 2)
|
||||
112 0000002C 0100000A beq .Lno_normal_axi_pp
|
||||
113 /* Enable LLPP normal AXI interface
|
||||
*/
|
||||
114 00000030 010080E3 orr r0, r0, #1
|
||||
115 00000034 300F0FEE mcr p15, 0, r0, c15, c0, 1
|
||||
116 .Lno_normal_axi_pp:
|
||||
117 00000038 500F1FEE mrc p15, 0, r0, c15, c0, 2
|
||||
118 0000003C 7C0010E3 tst r0, #(0x1F << 2)
|
||||
119 00000040 0100000A beq .Lno_virtual_axi_pp
|
||||
120 /* Enable LLPP virtual AXI interface
|
||||
*/
|
||||
121 00000044 010080E3 orr r0, r0, #1
|
||||
122 00000048 500F0FEE mcr p15, 0, r0, c15, c0, 2
|
||||
123 .Lno_virtual_axi_pp:
|
||||
124 0000004C 700F1FEE mrc p15, 0, r0, c15, c0, 3
|
||||
125 00000050 7C0010E3 tst r0, #(0x1F << 2)
|
||||
126 00000054 0100000A beq .Lno_ahb_pp
|
||||
127 /* Enable AHB peripheral interface
|
||||
*/
|
||||
128 00000058 010080E3 orr r0, r0, #1
|
||||
129 0000005C 700F0FEE mcr p15, 0, r0, c15, c0, 3
|
||||
130 .Lno_ahb_pp:
|
||||
131
|
||||
132 /* enable tcm before use stacks */
|
||||
133 #if CONFIG_ARMV7R_USE_TCMA
|
||||
134 00000060 400BA0E3 ldr r0, =CONFIG_ARMV7R_TCMA_BASE
|
||||
135 00000064 0010A0E3 mov r1, #0
|
||||
136 #if CONFIG_ARMV7R_TCMA_ECC
|
||||
138 #endif
|
||||
139 00000068 ........ bl tcma_enable_early
|
||||
140 #endif
|
||||
141
|
||||
142 #if CONFIG_ARMV7R_USE_TCMB
|
||||
143 0000006C 0000A0E3 ldr r0, =CONFIG_ARMV7R_TCMB_BASE
|
||||
144 00000070 0010A0E3 mov r1, #0
|
||||
145 #if CONFIG_ARMV7R_TCMB_ECC
|
||||
147 #endif
|
||||
148 00000074 ........ bl tcmb_enable_early
|
||||
149 #endif
|
||||
150
|
||||
151 ; Initialize the stack pointers.
|
||||
152 ; The pattern below can be used for any of the
|
||||
exception stacks:
|
||||
153 ; FIQ, IRQ, SVC, ABT, UND, SYS.
|
||||
154 ; The USR mode uses the same stack as
|
||||
SYS.
|
||||
155 ; The stack segments must be defined in the
|
||||
linker command file,
|
||||
156 ; and be declared above.
|
||||
157 00000078 130002F1 cps #MODE_SVC
|
||||
; Set Supervisor mode bits
|
||||
158 0000007C 78D09FE5 ldr sp,=SFE(SVC_STACK)
|
||||
; End of SVC_STACK
|
||||
159
|
||||
160 00000080 170002F1 cps #MODE_ABT
|
||||
; Change the mode
|
||||
161 00000084 74D09FE5 ldr sp,=SFE(ABT_STACK)
|
||||
; End of ABT_STACK
|
||||
162
|
||||
163 00000088 1B0002F1 cps #MODE_UND
|
||||
; Change the mode
|
||||
164 0000008C 70D09FE5 ldr sp,=SFE(UND_STACK)
|
||||
; End of UND_STACK
|
||||
165
|
||||
166 00000090 110002F1 cps #MODE_FIQ
|
||||
; Change the mode
|
||||
167 00000094 6CD09FE5 ldr sp,=SFE(FIQ_STACK)
|
||||
; End of FIQ_STACK
|
||||
168
|
||||
169 00000098 120002F1 cps #MODE_IRQ
|
||||
; Change the mode
|
||||
170 0000009C 68D09FE5 ldr sp,=SFE(IRQ_STACK)
|
||||
; End of IRQ_STACK
|
||||
171
|
||||
172 000000A0 1F0002F1 cps #MODE_SYS
|
||||
; Change the mode
|
||||
173 000000A4 64D09FE5 ldr sp,=SFE(CSTACK)
|
||||
; End of CSTACK
|
||||
174
|
||||
175 #if CONFIG_PM
|
||||
180 #endif
|
||||
181
|
||||
182 /* enable cache, use stack enable after
|
||||
stack init */
|
||||
183 #if CONFIG_ARCH_EARLY_ENABLE_ICACHE
|
||||
184 000000A8 0100A0E3 ldr r0, =ICACHE
|
||||
185 000000AC ........ bl arch_enable_cache
|
||||
186 #endif
|
||||
187
|
||||
188 #if CONFIG_ARCH_EARLY_ENABLE_DCACHE
|
||||
189 000000B0 0200A0E3 ldr r0, =DCACHE
|
||||
190 000000B4 ........ bl arch_enable_cache
|
||||
191 #endif
|
||||
192
|
||||
193 /* Turn on core features assumed to be
|
||||
enabled */
|
||||
194 FUNCALL __iar_program_start, __iar_init_co
|
||||
re
|
||||
195 000000B8 ........ bl __iar_init_core
|
||||
196
|
||||
197 /* Initialize VFP (if needed) */
|
||||
198 FUNCALL __iar_program_start, __iar_init_vf
|
||||
p
|
||||
199 000000BC ........ bl __iar_init_vfp
|
||||
200
|
||||
201 /* Execute relocations & zero BSS
|
||||
*/
|
||||
202 FUNCALL __iar_program_start, __iar_data_in
|
||||
it3
|
||||
203 000000C0 ........ bl __iar_data_init3
|
||||
204
|
||||
205 #if CONFIG_ARCH_EARLY_ENABLE_DCACHE
|
||||
206 000000C4 ........ bl arch_clean_invalidate_dcache_all
|
||||
207 #endif
|
||||
208
|
||||
209 /* Setup command line */
|
||||
210 000000C8 0000A0E3 mov r0, #0
|
||||
211 FUNCALL __iar_program_start, __iar_argc_ar
|
||||
gv
|
||||
212 000000CC ........ bl __iar_argc_argv
|
||||
213
|
||||
214 /* change to system mode */
|
||||
215 000000D0 9F000EF1 cpsid i, #MODE_SYS
|
||||
216
|
||||
217 FUNCALL __iar_program_start, copy_intvec
|
||||
218 000000D4 ........ bl copy_intvec
|
||||
219
|
||||
220 FUNCALL __iar_program_start, device_init
|
||||
221 000000D8 ........ bl device_init
|
||||
222
|
||||
223 FUNCALL __iar_program_start, main
|
||||
224 000000DC ........ bl main
|
||||
225 000000E0 FEFFFFEA b .
|
||||
226
|
||||
227 Undefined_Handler:
|
||||
228 000000E4 ........ b Arm_Undefined_Handler
|
||||
229
|
||||
230 SWI_Handler:
|
||||
231 000000E8 ........ b Arm_SWI_Handler
|
||||
232
|
||||
233 Prefetch_Handler:
|
||||
234 000000EC ........ b Arm_Prefetch_Handler
|
||||
235
|
||||
236 Abort_Handler:
|
||||
237 000000F0 ........ b Arm_Abort_Handler
|
||||
238
|
||||
239 IRQ_Handler:
|
||||
240 000000F4 ........ b Arm_IRQ_Handler
|
||||
241
|
||||
242 FIQ_Handler:
|
||||
243 000000F8 ........ b Arm_FIQ_Handler
|
||||
244
|
||||
245 #if CONFIG_PM
|
||||
247 #endif
|
||||
248
|
||||
248.1 TABLE
|
||||
248.2 000000FC ........ Reference on line 158
|
||||
248.3 00000100 ........ Reference on line 161
|
||||
248.4 00000104 ........ Reference on line 164
|
||||
248.5 00000108 ........ Reference on line 167
|
||||
248.6 0000010C ........ Reference on line 170
|
||||
248.7 00000110 ........ Reference on line 173
|
||||
249 END
|
||||
##############################
|
||||
# CRC:0 #
|
||||
# Errors: 0 #
|
||||
# Warnings: 0 #
|
||||
# Bytes: 336 #
|
||||
##############################
|
||||
|
||||
|
||||
|
||||
|
||||
Binary file not shown.
@@ -0,0 +1,89 @@
|
||||
# ninja log v5
|
||||
35 680 7432608800967708 eth_demo.pbi 301382d204c9307a
|
||||
105 693 7432608800537963 board.pbi 1f04abf0f0077d6
|
||||
693 1194 7432608804527853 clock_ip.pbi 7f72624920535e24
|
||||
680 1209 7432608804038113 clock_default_cfg.pbi 56255f04a8b4f524
|
||||
1210 1712 7432608809879923 dp83848.pbi d34338a3e779d213
|
||||
1195 1743 7432608809600100 btm_init.pbi 27818bba7c10f8db
|
||||
1714 2208 7432608815776222 main.pbi c988166298bc3a60
|
||||
1744 2262 7432608814706826 arm_faults.pbi d3dbef61cc9bbd93
|
||||
2263 2716 7432608818660586 arm_mpu.pbi e361e1f200c8482f
|
||||
2213 2752 7432608819560073 arm_fpu.pbi b6141c216c5c474f
|
||||
2754 3235 7432608826007912 eth_cfg.pbi 23875cdbf80f622e
|
||||
2718 3257 7432608825188381 arm_tcm.pbi 49f01bdc1446a242
|
||||
3236 3741 7432608829745755 pinmux_cfg.pbi 8553f0df15c58efc
|
||||
3258 3757 7432608829685769 scr_cfg.pbi dcf40844ddef7419
|
||||
3758 4263 7432608834429584 clock_cfg.pbi 45916dadb86b51aa
|
||||
3741 4294 7432608834379616 irq.pbi ef370d88504ed5ce
|
||||
4295 4753 7432608839925015 arm_irq.pbi cf8b8f20e32d9f79
|
||||
4266 4764 7432608839255408 reset_cfg.pbi d1c0c352402a3dc5
|
||||
4765 5261 7432608844641309 rtl9010.pbi 435ca18b41be8296
|
||||
4753 5284 7432608844341471 reset_ip.pbi 342508c96560d748
|
||||
5262 5786 7432608850177166 sdrv_btm.pbi 9809045bea6c7bc9
|
||||
5286 5817 7432608849617497 sdrv_btm_hw.pbi 9d743274abea3dd9
|
||||
5789 6283 7432608856689069 sdrv_ckgen.pbi 2aa31927e3fe0580
|
||||
5817 6311 7432608855529736 phy.pbi 515a957795fcdef0
|
||||
6312 6784 7432608862345838 sdrv_ckgen_hw_access.pbi 5e1fd43a5751d75b
|
||||
6284 6796 7432608861216476 sdrv_pll_hw_access.pbi 707e17a19e186caf
|
||||
6797 7297 7432608864633529 sdrv_fs32k_hw_access.pbi 31b4128502636164
|
||||
6785 7309 7432608864883376 sdrv_rstgen.pbi ca35757df2f29375
|
||||
7309 7805 7432608870839021 bridgeif.pbi da89fc261be1f231
|
||||
7297 7817 7432608870489219 sdrv_scr.pbi 6175087052eb01e5
|
||||
7817 8317 7432608875623988 ip.pbi 7cd681239e23c102
|
||||
7806 8351 7432608875683953 inet_chksum.pbi 92961d14e570d5d
|
||||
8351 8826 7432608880508332 CLI_console.pbi 474e1802655757e2
|
||||
8318 8863 7432608880658247 sdrv_gpio.pbi 50344a219ca2724e
|
||||
8864 9345 7432608885971868 ip4_addr.pbi d933eceffd014e97
|
||||
8828 9400 7432608886491570 ip4.pbi 1622ab71ae07d034
|
||||
9347 9853 7432608892679581 icmp.pbi c681cb10dd1ca69
|
||||
9401 9948 7432608893119331 sdrv_mac_lld.pbi db3a298d52277b02
|
||||
9854 10367 7432608896177584 autoip.pbi 417c2ea685c45669
|
||||
9965 10389 7432608896827199 sdrv_vic.pbi 5412befc4c0f11ae
|
||||
10368 10888 7432608900191280 altcp_alloc.pbi 76ca3dbfed8f7835
|
||||
10390 10916 7432608900930845 ethernet.pbi 4b99dd189b762468
|
||||
10890 11385 7432608906956737 sdrv_eth.pbi 578f0e935c5d8e99
|
||||
10917 11418 7432608905907335 sdrv_fs24m_hw_access.pbi 86813c6972e9e487
|
||||
11387 11902 7432608910668057 dns.pbi ee861c83c69c26f9
|
||||
11419 11923 7432608911787418 sdrv_uart.pbi 10d683c1f47772db
|
||||
11924 12422 7432608916410573 altcp_tcp.pbi 43034f498edf9a9a
|
||||
11903 12449 7432608916960258 sdrv_pinctrl.pbi ae3a375ddb4cd8a7
|
||||
12450 12928 7432608921302728 dhcp.pbi e7d4a54f824753d9
|
||||
12423 12945 7432608921362676 def.pbi d2bf3183caa7d8
|
||||
12929 13434 7432608926985079 acd.pbi 72ea20fa90527a3
|
||||
12945 13445 7432608927872952 etharp.pbi e53b0e2c45f35d
|
||||
13434 13942 7432608931195855 FreeRTOS_CLI.pbi 138ae6e79d838460
|
||||
13446 13954 7432608930995983 altcp.pbi a9f671b236291c2b
|
||||
13943 14454 7432608936011212 igmp.pbi f4620eead7348b99
|
||||
13955 14468 7432608936970675 init.pbi 50f6706811f57244
|
||||
14468 14974 7432608941702004 sf_part3.pbi 1d46dc3d3c003525
|
||||
14455 15012 7432608941702004 sf_part2.pbi 5bfa5fcbbd58527f
|
||||
14978 15477 7432608946917515 sf_part0.pbi cbcae5a261234678
|
||||
15013 15499 7432608947447203 net_tool.pbi d9f975238c216b97
|
||||
15478 15997 7432608952300393 ip4_frag.pbi 3bf1031bd982293b
|
||||
15500 16021 7432608952210449 netdev.pbi d46dbd786687d37e
|
||||
15998 16501 7432608957952192 tcp_in.pbi 8349ae609e03c22a
|
||||
16022 16513 7432608957642359 udelay.pbi 544ac101db68ed33
|
||||
16513 17010 7432608962669460 udp.pbi 9f5b12fa1a97e6c3
|
||||
16501 17028 7432608962749414 tcp_out.pbi 266caa01d90fd0d4
|
||||
17011 17521 7432608966971520 mem.pbi 2fb7a0b9a488aacd
|
||||
17029 17534 7432608967121447 stats.pbi 582b3b6e9546d48c
|
||||
17534 18034 7432608973134174 tcp.pbi 3b913609995fa385
|
||||
17521 18056 7432608972804359 timeouts.pbi 8b09cec71d7b4df8
|
||||
18035 18542 7432608977282258 sf_part5.pbi b8ddb72051aefc04
|
||||
18057 18554 7432608978461591 netif.pbi 78c6265ae5477151
|
||||
18543 19047 7432608983970578 raw.pbi 5374a47e4373bfa9
|
||||
18555 19064 7432608983370911 printf.pbi 21bbaf8a178130c7
|
||||
19048 19565 7432608987438578 sys.pbi e7768237078eb028
|
||||
19064 19610 7432608987438578 sys_arch.pbi dd214348d5f4b9ce
|
||||
19611 20071 7432608993606150 lwiperf.pbi 94981630221340fd
|
||||
19566 20097 7432608993246360 device_init.pbi 6dddc9548a5f9273
|
||||
20098 20579 7432608998083111 sf_part1.pbi c93c1d70e86fd700
|
||||
20072 20611 7432608998592825 memp.pbi fc487fe26306244f
|
||||
20612 21092 7432609002980426 sf_part6.pbi ee9436ba7f656071
|
||||
20581 21104 7432609002190884 sf_part4.pbi d1b5411b87dce5e1
|
||||
21093 21598 7432609007509981 sf_part8.pbi c914154e16e0f175
|
||||
21105 21610 7432609008309531 pbuf.pbi d2762993285b5bea
|
||||
21599 22115 7432609012824664 ping.pbi a6e51448913f40ff
|
||||
22116 22626 7432609017896930 sf_part7.pbi 4b5b566425f0be2d
|
||||
22628 23131 7432609026150172 sf.pbd e909a72e45b49e29
|
||||
23131 25453 7432609049364766 sf.pbw cfeccfb61e48ba58
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,31 @@
|
||||
CLI_console.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\CLI\CLI_console.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\CLI.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdlib.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_stdlib.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\string.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_string.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\CLI/FreeRTOS_CLI.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,31 @@
|
||||
FreeRTOS_CLI.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\CLI\FreeRTOS_CLI.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdlib.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_stdlib.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\string.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_string.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\CLI.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\CLI/FreeRTOS_CLI.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
acd.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\ipv4\acd.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
altcp.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\altcp.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
altcp_alloc.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\altcp_alloc.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
altcp_tcp.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\altcp_tcp.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,31 @@
|
||||
arm_faults.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\arch\armv7-r\arm_faults.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\bits.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/atomic.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/register.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/barriers.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/exceptions.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/arm.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\arm_faults.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_faults.pbi.dep
|
||||
-o
|
||||
arm_faults.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,22 @@
|
||||
arm_fpu.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\arch\armv7-r\arm_fpu.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/register.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/barriers.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/fpu.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\arm_fpu.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_fpu.pbi.dep
|
||||
-o
|
||||
arm_fpu.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,32 @@
|
||||
arm_irq.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\arch\armv7-r\arm_irq.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/arm.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/register.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/barriers.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\bits.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/atomic.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\irq.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/irq.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\arm_irq.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_irq.pbi.dep
|
||||
-o
|
||||
arm_irq.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,3 @@
|
||||
arm_mpu.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\arch\armv7-r\arm_mpu.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\arm_mpu.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_mpu.pbi.dep
|
||||
-o
|
||||
arm_mpu.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,25 @@
|
||||
arm_tcm.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\arch\armv7-r\arm_tcm.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\bits.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/atomic.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/tcm.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/register.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\armv7-r/barriers.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r\arm_tcm.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\arm_tcm.pbi.dep
|
||||
-o
|
||||
arm_tcm.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\armv7-r
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
autoip.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\ipv4\autoip.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,39 @@
|
||||
board.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\board.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\clock_ip.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_ckgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\part.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rtc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\reg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\irq_num.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\reset_ip.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rstgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref/board.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_uart.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\reset_cfg.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\board.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\board.pbi.dep
|
||||
-o
|
||||
board.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,47 @@
|
||||
bridgeif.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\netif\bridgeif.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\netif/bridgeif.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\netif/bridgeif_opts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/err.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/prot/ethernet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/prot/ieee.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/sys.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/netif.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/ip_addr.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/def.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/ip4_addr.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/ip6_addr.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/pbuf.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/stats.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/mem.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/memp.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/priv/memp_std.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\lwippools.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/priv/memp_priv.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/priv/mem_priv.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/etharp.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/ip4.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/prot/ip4.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/prot/etharp.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/ethip6.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/snmp.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/timeouts.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\string.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_string.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,24 @@
|
||||
btm_init.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\btm_init.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\irq_num.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_btm.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include/../source/btm/sdrv_btm_hw.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\btm_init.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\btm_init.pbi.dep
|
||||
-o
|
||||
btm_init.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
@@ -0,0 +1,112 @@
|
||||
#Generating source browse information for project sf
|
||||
|
||||
|
||||
#Abbreviations
|
||||
cc = C$:\Program$ Files$ (x86)\IAR$ Systems\Embedded$ Workbench$ 8.4\common\bin\SourceIndexer.exe
|
||||
ll = C$:\Program$ Files$ (x86)\IAR$ Systems\Embedded$ Workbench$ 8.4\common\bin\PbdLink.exe
|
||||
bd = C$:\Program$ Files$ (x86)\IAR$ Systems\Embedded$ Workbench$ 8.4\common\bin\makeBrowseData.exe
|
||||
|
||||
|
||||
|
||||
#Rules
|
||||
rule index
|
||||
depfile = $out.dep
|
||||
command = $cc -out=$out -f $in
|
||||
rule link
|
||||
command = $ll -M $out $in
|
||||
rule browsedata
|
||||
command = $bd $in -output $out
|
||||
|
||||
|
||||
|
||||
#Build steps
|
||||
build btm_init.pbi : index btm_init.xcl
|
||||
build eth_demo.pbi : index eth_demo.xcl
|
||||
build main.pbi : index main.xcl
|
||||
build arm_faults.pbi : index arm_faults.xcl
|
||||
build arm_fpu.pbi : index arm_fpu.xcl
|
||||
build arm_irq.pbi : index arm_irq.xcl
|
||||
build arm_mpu.pbi : index arm_mpu.xcl
|
||||
build arm_tcm.pbi : index arm_tcm.xcl
|
||||
build board.pbi : index board.xcl
|
||||
build clock_cfg.pbi : index clock_cfg.xcl
|
||||
build eth_cfg.pbi : index eth_cfg.xcl
|
||||
build pinmux_cfg.pbi : index pinmux_cfg.xcl
|
||||
build reset_cfg.pbi : index reset_cfg.xcl
|
||||
build scr_cfg.pbi : index scr_cfg.xcl
|
||||
build clock_default_cfg.pbi : index clock_default_cfg.xcl
|
||||
build clock_ip.pbi : index clock_ip.xcl
|
||||
build dp83848.pbi : index dp83848.xcl
|
||||
build irq.pbi : index irq.xcl
|
||||
build phy.pbi : index phy.xcl
|
||||
build reset_ip.pbi : index reset_ip.xcl
|
||||
build rtl9010.pbi : index rtl9010.xcl
|
||||
build sdrv_btm.pbi : index sdrv_btm.xcl
|
||||
build sdrv_btm_hw.pbi : index sdrv_btm_hw.xcl
|
||||
build sdrv_ckgen.pbi : index sdrv_ckgen.xcl
|
||||
build sdrv_ckgen_hw_access.pbi : index sdrv_ckgen_hw_access.xcl
|
||||
build sdrv_eth.pbi : index sdrv_eth.xcl
|
||||
build sdrv_fs24m_hw_access.pbi : index sdrv_fs24m_hw_access.xcl
|
||||
build sdrv_fs32k_hw_access.pbi : index sdrv_fs32k_hw_access.xcl
|
||||
build sdrv_gpio.pbi : index sdrv_gpio.xcl
|
||||
build sdrv_mac_lld.pbi : index sdrv_mac_lld.xcl
|
||||
build sdrv_pinctrl.pbi : index sdrv_pinctrl.xcl
|
||||
build sdrv_pll_hw_access.pbi : index sdrv_pll_hw_access.xcl
|
||||
build sdrv_rstgen.pbi : index sdrv_rstgen.xcl
|
||||
build sdrv_scr.pbi : index sdrv_scr.xcl
|
||||
build sdrv_uart.pbi : index sdrv_uart.xcl
|
||||
build sdrv_vic.pbi : index sdrv_vic.xcl
|
||||
build acd.pbi : index acd.xcl
|
||||
build altcp.pbi : index altcp.xcl
|
||||
build altcp_alloc.pbi : index altcp_alloc.xcl
|
||||
build altcp_tcp.pbi : index altcp_tcp.xcl
|
||||
build autoip.pbi : index autoip.xcl
|
||||
build bridgeif.pbi : index bridgeif.xcl
|
||||
build CLI_console.pbi : index CLI_console.xcl
|
||||
build def.pbi : index def.xcl
|
||||
build dhcp.pbi : index dhcp.xcl
|
||||
build dns.pbi : index dns.xcl
|
||||
build etharp.pbi : index etharp.xcl
|
||||
build ethernet.pbi : index ethernet.xcl
|
||||
build FreeRTOS_CLI.pbi : index FreeRTOS_CLI.xcl
|
||||
build icmp.pbi : index icmp.xcl
|
||||
build igmp.pbi : index igmp.xcl
|
||||
build inet_chksum.pbi : index inet_chksum.xcl
|
||||
build init.pbi : index init.xcl
|
||||
build ip.pbi : index ip.xcl
|
||||
build ip4.pbi : index ip4.xcl
|
||||
build ip4_addr.pbi : index ip4_addr.xcl
|
||||
build ip4_frag.pbi : index ip4_frag.xcl
|
||||
build lwiperf.pbi : index lwiperf.xcl
|
||||
build mem.pbi : index mem.xcl
|
||||
build memp.pbi : index memp.xcl
|
||||
build net_tool.pbi : index net_tool.xcl
|
||||
build netdev.pbi : index netdev.xcl
|
||||
build netif.pbi : index netif.xcl
|
||||
build pbuf.pbi : index pbuf.xcl
|
||||
build ping.pbi : index ping.xcl
|
||||
build printf.pbi : index printf.xcl
|
||||
build raw.pbi : index raw.xcl
|
||||
build stats.pbi : index stats.xcl
|
||||
build sys.pbi : index sys.xcl
|
||||
build sys_arch.pbi : index sys_arch.xcl
|
||||
build tcp.pbi : index tcp.xcl
|
||||
build tcp_in.pbi : index tcp_in.xcl
|
||||
build tcp_out.pbi : index tcp_out.xcl
|
||||
build timeouts.pbi : index timeouts.xcl
|
||||
build udelay.pbi : index udelay.xcl
|
||||
build udp.pbi : index udp.xcl
|
||||
build device_init.pbi : index device_init.xcl
|
||||
build sf_part0.pbi : link btm_init.pbi eth_demo.pbi main.pbi arm_faults.pbi arm_fpu.pbi arm_irq.pbi arm_mpu.pbi arm_tcm.pbi board.pbi
|
||||
build sf_part1.pbi : link clock_cfg.pbi eth_cfg.pbi pinmux_cfg.pbi reset_cfg.pbi scr_cfg.pbi clock_default_cfg.pbi clock_ip.pbi dp83848.pbi irq.pbi
|
||||
build sf_part2.pbi : link phy.pbi reset_ip.pbi rtl9010.pbi sdrv_btm.pbi sdrv_btm_hw.pbi sdrv_ckgen.pbi sdrv_ckgen_hw_access.pbi sdrv_eth.pbi sdrv_fs24m_hw_access.pbi
|
||||
build sf_part3.pbi : link sdrv_fs32k_hw_access.pbi sdrv_gpio.pbi sdrv_mac_lld.pbi sdrv_pinctrl.pbi sdrv_pll_hw_access.pbi sdrv_rstgen.pbi sdrv_scr.pbi sdrv_uart.pbi sdrv_vic.pbi
|
||||
build sf_part4.pbi : link acd.pbi altcp.pbi altcp_alloc.pbi altcp_tcp.pbi autoip.pbi bridgeif.pbi CLI_console.pbi def.pbi dhcp.pbi
|
||||
build sf_part5.pbi : link dns.pbi etharp.pbi ethernet.pbi FreeRTOS_CLI.pbi icmp.pbi igmp.pbi inet_chksum.pbi init.pbi ip.pbi
|
||||
build sf_part6.pbi : link ip4.pbi ip4_addr.pbi ip4_frag.pbi lwiperf.pbi mem.pbi memp.pbi net_tool.pbi netdev.pbi netif.pbi
|
||||
build sf_part7.pbi : link pbuf.pbi ping.pbi printf.pbi raw.pbi stats.pbi sys.pbi sys_arch.pbi tcp.pbi tcp_in.pbi
|
||||
build sf_part8.pbi : link tcp_out.pbi timeouts.pbi udelay.pbi udp.pbi device_init.pbi
|
||||
build sf.pbd : link sf_part0.pbi sf_part1.pbi sf_part2.pbi sf_part3.pbi sf_part4.pbi sf_part5.pbi sf_part6.pbi sf_part7.pbi sf_part8.pbi
|
||||
build sf.pbw : browsedata sf.pbd
|
||||
|
||||
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,27 @@
|
||||
clock_cfg.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs\clock_cfg.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_ckgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\part.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rtc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\reg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\clock_ip.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs\clock_cfg.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\clock_cfg.pbi.dep
|
||||
-o
|
||||
clock_cfg.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,27 @@
|
||||
clock_default_cfg.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\devices\E3106\clock_default_cfg.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_ckgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\part.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rtc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\reg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\clock_ip.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\clock_default_cfg.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\clock_default_cfg.pbi.dep
|
||||
-o
|
||||
clock_default_cfg.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,27 @@
|
||||
clock_ip.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\devices\E3106\clock_ip.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\clock_ip.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_ckgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\part.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rtc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\reg.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\clock_ip.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\clock_ip.pbi.dep
|
||||
-o
|
||||
clock_ip.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,22 @@
|
||||
def.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\def.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/def.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\string.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_string.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,32 @@
|
||||
device_init.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\devices\E3106\device_init.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\part.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include/reg.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\regs_base.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_ckgen.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_rtc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\reg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\sdrv_power.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include/sdrv_smc.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include/sdrv_pmu.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
dhcp.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\ipv4\dhcp.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,19 @@
|
||||
dns.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\middleware\lwip\src\core\dns.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/opt.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\lwipopts.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\lwip/arch.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\arch/cc.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\inttypes.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h
|
||||
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,31 @@
|
||||
dp83848.pbi: \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\drivers\source\eth\phy\dp83848.c \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdlib.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ycheck.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\yvals.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Defaults.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Config_Normal.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ysizet.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\DLib_Product_stdlib.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\debug.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\types.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\limits.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdbool.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdint.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stddef.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdio.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\compiler.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\intrinsics.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iccarm_builtin.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\iar_intrinsics_common.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lnk_sym.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\param.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\ctype.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\printf/printf.h \
|
||||
C:\Program\ Files\ (x86)\IAR\ Systems\Embedded\ Workbench\ 8.4\arm\inc\c\stdarg.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\CLI.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\drivers\source\eth\phy/phy.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\lib/list.h \
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20\ 21.35.43\e3_176_ref\drivers\source\eth\phy/../sdrv_mac_lld.h
|
||||
@@ -0,0 +1,395 @@
|
||||
"D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\source\eth\phy\dp83848.c"
|
||||
-std=c11
|
||||
-ferror-limit=0
|
||||
-fbracket-depth=512
|
||||
-funsigned-char
|
||||
-include
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\config.h
|
||||
-MD
|
||||
-MF
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\Debug\Obj\dp83848.pbi.dep
|
||||
-o
|
||||
dp83848.pbi
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\source\eth\phy
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\configs\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\arch\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\drivers\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\devices\E3106\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\CLI\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\src\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\ports\baremetal\include\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\IAR\..\..\..\..\..\..\middleware\lwip\contrib\examples\example_app\
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc
|
||||
-I
|
||||
C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref\app_demo\eth-xip\sf\configs
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\arch\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\drivers\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\devices\E3106\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\CLI\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\src\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\ports\baremetal\include
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\boards\e3_176_ref
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware
|
||||
-I
|
||||
D:\e3_176_ref_E3106_mcu_demo_E3_SSDK_PTG3.0_2024.07.20 21.35.43\e3_176_ref\middleware\lwip\contrib\examples\example_app
|
||||
-D__CHAR_BITS__=8
|
||||
-D__CHAR_MAX__=0xff
|
||||
-D__CHAR_MIN__=0
|
||||
-D__CHAR_SIZE__=1
|
||||
-D__UNSIGNED_CHAR_MAX__=0xff
|
||||
-D__SIGNED_CHAR_MAX__=127
|
||||
-D__SIGNED_CHAR_MIN__=(-__SIGNED_CHAR_MAX__-1)
|
||||
-D__CHAR_ALIGN__=1
|
||||
-D__SHORT_SIZE__=2
|
||||
-D__UNSIGNED_SHORT_MAX__=0xffff
|
||||
-D__SIGNED_SHORT_MAX__=32767
|
||||
-D__SIGNED_SHORT_MIN__=(-__SIGNED_SHORT_MAX__-1)
|
||||
-D__SHORT_ALIGN__=2
|
||||
-D__INT_SIZE__=4
|
||||
-D__UNSIGNED_INT_MAX__=0xffffffffU
|
||||
-D__SIGNED_INT_MAX__=2147483647
|
||||
-D__SIGNED_INT_MIN__=(-__SIGNED_INT_MAX__-1)
|
||||
-D__INT_ALIGN__=4
|
||||
-D__LONG_SIZE__=4
|
||||
-D__UNSIGNED_LONG_MAX__=0xffffffffUL
|
||||
-D__SIGNED_LONG_MAX__=2147483647L
|
||||
-D__SIGNED_LONG_MIN__=(-__SIGNED_LONG_MAX__-1)
|
||||
-D__LONG_ALIGN__=4
|
||||
-D__LONG_LONG_SIZE__=8
|
||||
-D__UNSIGNED_LONG_LONG_MAX__=0xffffffffffffffffULL
|
||||
-D__SIGNED_LONG_LONG_MAX__=9223372036854775807LL
|
||||
-D__SIGNED_LONG_LONG_MIN__=(-__SIGNED_LONG_LONG_MAX__-1)
|
||||
-D__LONG_LONG_ALIGN__=8
|
||||
-D__INT8_T_TYPE__=signed char
|
||||
-D__INT8_T_MAX__=127
|
||||
-D__INT8_T_MIN__=(-__INT8_T_MAX__-1)
|
||||
-D__UINT8_T_TYPE__=unsigned char
|
||||
-D__UINT8_T_MAX__=0xff
|
||||
-D__INT8_SIZE_PREFIX__="hh"
|
||||
-D__INT16_T_TYPE__=signed short int
|
||||
-D__INT16_T_MAX__=32767
|
||||
-D__INT16_T_MIN__=(-__INT16_T_MAX__-1)
|
||||
-D__UINT16_T_TYPE__=unsigned short int
|
||||
-D__UINT16_T_MAX__=0xffff
|
||||
-D__INT16_SIZE_PREFIX__="h"
|
||||
-D__INT32_T_TYPE__=signed int
|
||||
-D__INT32_T_MAX__=2147483647
|
||||
-D__INT32_T_MIN__=(-__INT32_T_MAX__-1)
|
||||
-D__UINT32_T_TYPE__=unsigned int
|
||||
-D__UINT32_T_MAX__=0xffffffffU
|
||||
-D__INT32_SIZE_PREFIX__=""
|
||||
-D__INT64_T_TYPE__=signed long long int
|
||||
-D__INT64_T_MAX__=9223372036854775807LL
|
||||
-D__INT64_T_MIN__=(-__INT64_T_MAX__-1)
|
||||
-D__UINT64_T_TYPE__=unsigned long long int
|
||||
-D__UINT64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_SIZE_PREFIX__="ll"
|
||||
-D__INT_LEAST8_T_TYPE__=signed char
|
||||
-D__INT_LEAST8_T_MAX__=127
|
||||
-D__INT_LEAST8_T_MIN__=(-__INT_LEAST8_T_MAX__-1)
|
||||
-D__UINT_LEAST8_T_TYPE__=unsigned char
|
||||
-D__UINT_LEAST8_T_MAX__=0xff
|
||||
-D__INT8_C_SUFFIX__=
|
||||
-D__UINT8_C_SUFFIX__=
|
||||
-D__INT_LEAST8_SIZE_PREFIX__="hh"
|
||||
-D__INT_LEAST16_T_TYPE__=signed short int
|
||||
-D__INT_LEAST16_T_MAX__=32767
|
||||
-D__INT_LEAST16_T_MIN__=(-__INT_LEAST16_T_MAX__-1)
|
||||
-D__UINT_LEAST16_T_TYPE__=unsigned short int
|
||||
-D__UINT_LEAST16_T_MAX__=0xffff
|
||||
-D__INT16_C_SUFFIX__=
|
||||
-D__UINT16_C_SUFFIX__=
|
||||
-D__INT_LEAST16_SIZE_PREFIX__="h"
|
||||
-D__INT_LEAST32_T_TYPE__=signed int
|
||||
-D__INT_LEAST32_T_MAX__=2147483647
|
||||
-D__INT_LEAST32_T_MIN__=(-__INT_LEAST32_T_MAX__-1)
|
||||
-D__UINT_LEAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_LEAST32_T_MAX__=0xffffffffU
|
||||
-D__INT32_C_SUFFIX__=
|
||||
-D__UINT32_C_SUFFIX__=U
|
||||
-D__INT_LEAST32_SIZE_PREFIX__=""
|
||||
-D__INT_LEAST64_T_TYPE__=signed long long int
|
||||
-D__INT_LEAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_LEAST64_T_MIN__=(-__INT_LEAST64_T_MAX__-1)
|
||||
-D__UINT_LEAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_LEAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT64_C_SUFFIX__=LL
|
||||
-D__UINT64_C_SUFFIX__=ULL
|
||||
-D__INT_LEAST64_SIZE_PREFIX__="ll"
|
||||
-D__INT_FAST8_T_TYPE__=signed int
|
||||
-D__INT_FAST8_T_MAX__=2147483647
|
||||
-D__INT_FAST8_T_MIN__=(-__INT_FAST8_T_MAX__-1)
|
||||
-D__UINT_FAST8_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST8_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST8_SIZE_PREFIX__=""
|
||||
-D__INT_FAST16_T_TYPE__=signed int
|
||||
-D__INT_FAST16_T_MAX__=2147483647
|
||||
-D__INT_FAST16_T_MIN__=(-__INT_FAST16_T_MAX__-1)
|
||||
-D__UINT_FAST16_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST16_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST16_SIZE_PREFIX__=""
|
||||
-D__INT_FAST32_T_TYPE__=signed int
|
||||
-D__INT_FAST32_T_MAX__=2147483647
|
||||
-D__INT_FAST32_T_MIN__=(-__INT_FAST32_T_MAX__-1)
|
||||
-D__UINT_FAST32_T_TYPE__=unsigned int
|
||||
-D__UINT_FAST32_T_MAX__=0xffffffffU
|
||||
-D__INT_FAST32_SIZE_PREFIX__=""
|
||||
-D__INT_FAST64_T_TYPE__=signed long long int
|
||||
-D__INT_FAST64_T_MAX__=9223372036854775807LL
|
||||
-D__INT_FAST64_T_MIN__=(-__INT_FAST64_T_MAX__-1)
|
||||
-D__UINT_FAST64_T_TYPE__=unsigned long long int
|
||||
-D__UINT_FAST64_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INT_FAST64_SIZE_PREFIX__="ll"
|
||||
-D__INTMAX_T_TYPE__=signed long long int
|
||||
-D__INTMAX_T_MAX__=9223372036854775807LL
|
||||
-D__INTMAX_T_MIN__=(-__INTMAX_T_MAX__-1)
|
||||
-D__UINTMAX_T_TYPE__=unsigned long long int
|
||||
-D__UINTMAX_T_MAX__=0xffffffffffffffffULL
|
||||
-D__INTMAX_C_SUFFIX__=LL
|
||||
-D__UINTMAX_C_SUFFIX__=ULL
|
||||
-D__INTMAX_SIZE_PREFIX__="ll"
|
||||
-D__ATOMIC_BOOL_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR16_T_LOCK_FREE=2
|
||||
-D__ATOMIC_CHAR32_T_LOCK_FREE=2
|
||||
-D__ATOMIC_WCHAR_T_LOCK_FREE=2
|
||||
-D__ATOMIC_SHORT_LOCK_FREE=2
|
||||
-D__ATOMIC_INT_LOCK_FREE=2
|
||||
-D__ATOMIC_LONG_LOCK_FREE=2
|
||||
-D__ATOMIC_LLONG_LOCK_FREE=2
|
||||
-D__ATOMIC_POINTER_LOCK_FREE=2
|
||||
-D__FLOAT_SIZE__=4
|
||||
-D__FLOAT_ALIGN__=4
|
||||
-D__DOUBLE_SIZE__=8
|
||||
-D__DOUBLE_ALIGN__=8
|
||||
-D__LONG_DOUBLE_SIZE__=8
|
||||
-D__LONG_DOUBLE_ALIGN__=8
|
||||
-D____FP16_SIZE__=2
|
||||
-D____FP16_ALIGN__=2
|
||||
-D__NAN_HAS_HIGH_MANTISSA_BIT_SET__=0
|
||||
-D__SUBNORMAL_FLOATING_POINTS__=1
|
||||
-D__SIZE_T_TYPE__=unsigned int
|
||||
-D__SIZE_T_MAX__=0xffffffffU
|
||||
-D__PTRDIFF_T_TYPE__=signed int
|
||||
-D__PTRDIFF_T_MAX__=2147483647
|
||||
-D__PTRDIFF_T_MIN__=(-__PTRDIFF_T_MAX__-1)
|
||||
-D__INTPTR_T_TYPE__=signed int
|
||||
-D__INTPTR_T_MAX__=2147483647
|
||||
-D__INTPTR_T_MIN__=(-__INTPTR_T_MAX__-1)
|
||||
-D__UINTPTR_T_TYPE__=unsigned int
|
||||
-D__UINTPTR_T_MAX__=0xffffffffU
|
||||
-D__INTPTR_SIZE_PREFIX__=""
|
||||
-D__JMP_BUF_ELEMENT_TYPE__=unsigned long long int
|
||||
-D__JMP_BUF_NUM_ELEMENTS__=16
|
||||
-D__TID__=0xcf80
|
||||
-D__VER__=8050006
|
||||
-D__BUILD_NUMBER__=265
|
||||
-D__IAR_SYSTEMS_ICC__=9
|
||||
-D_MAX_ALIGNMENT=8
|
||||
-D__LITTLE_ENDIAN__=1
|
||||
-D__BOOL_TYPE__=unsigned char
|
||||
-D__BOOL_SIZE__=1
|
||||
-D__WCHAR_T_TYPE__=unsigned int
|
||||
-D__WCHAR_T_SIZE__=4
|
||||
-D__WCHAR_T_MAX__=0xffffffffU
|
||||
-D__DEF_PTR_MEM__=__data
|
||||
-D__DEF_PTR_SIZE__=4
|
||||
-D__DATA_MEM0__=__data
|
||||
-D__DATA_MEM0_POINTER_OK__=1
|
||||
-D__DATA_MEM0_UNIQUE_POINTER__=1
|
||||
-D__DATA_MEM0_VAR_OK__=1
|
||||
-D__DATA_MEM0_INTPTR_TYPE__=int
|
||||
-D__DATA_MEM0_UINTPTR_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INTPTR_SIZE_PREFIX__=""
|
||||
-D__DATA_MEM0_MAX_SIZE__=0x7fffffffU
|
||||
-D_RSIZE_MAX=0x7fffffffU
|
||||
-D__DATA_MEM0_HEAP_SEGMENT__="HEAP"
|
||||
-D__DATA_MEM0_PAGE_SIZE__=0
|
||||
-D__DATA_MEM0_HEAP__=0
|
||||
-D__CODE_MEM0__=__code
|
||||
-D__CODE_MEM0_POINTER_OK__=1
|
||||
-D__CODE_MEM0_UNIQUE_POINTER__=1
|
||||
-D__HEAP_MEM0__=0
|
||||
-D__HEAP_DEFAULT_MEM__=0
|
||||
-D__HEAPND_MEMORY_LIST1__()=
|
||||
-D__MULTIPLE_HEAPS__=0
|
||||
-D__DEF_HEAP_MEM__=__data
|
||||
-D__DEF_STACK_MEM_INDEX__=0
|
||||
-D__PRAGMA_PACK_ON__=1
|
||||
-D__MULTIPLE_INHERITANCE__=1
|
||||
-D__FOR_DEBUG__=
|
||||
-D__AAPCS_VFP__=1
|
||||
-D__ARM4TM__=4
|
||||
-D__ARM5E__=5
|
||||
-D__ARM5TM__=5
|
||||
-D__ARM5T__=5
|
||||
-D__ARM5__=5
|
||||
-D__ARM6MEDIA__=6
|
||||
-D__ARM6T2__=6
|
||||
-D__ARM6__=6
|
||||
-D__ARM7R__=7
|
||||
-D__ARM7__=7
|
||||
-D__ARMVFPV1__=1
|
||||
-D__ARMVFPV2__=2
|
||||
-D__ARMVFPV3_D16__=1
|
||||
-D__ARMVFPV3__=3
|
||||
-D__ARMVFP_D16__=1
|
||||
-D__ARMVFP__=__ARMVFPV3__
|
||||
-D__ARM_32BIT_STATE=1
|
||||
-D__ARM_ACLE=201
|
||||
-D__ARM_ALIGN_MAX_PWR=8
|
||||
-D__ARM_ALIGN_MAX_STACK_PWR=3
|
||||
-D__ARM_ARCH=7
|
||||
-D__ARM_ARCH_ISA_ARM=1
|
||||
-D__ARM_ARCH_ISA_THUMB=2
|
||||
-D__ARM_ARCH_PROFILE='R'
|
||||
-D__ARM_FEATURE_CLZ=1
|
||||
-D__ARM_FEATURE_COPROC=15
|
||||
-D__ARM_FEATURE_DSP=1
|
||||
-D__ARM_FEATURE_IDIV=1
|
||||
-D__ARM_FEATURE_LDREX=15
|
||||
-D__ARM_FEATURE_QBIT=1
|
||||
-D__ARM_FEATURE_SAT=1
|
||||
-D__ARM_FEATURE_SIMD32=1
|
||||
-D__ARM_FEATURE_UNALIGNED=1
|
||||
-D__ARM_FP=12
|
||||
-D__ARM_FP16_ARGS=1
|
||||
-D__ARM_FP16_FORMAT_IEEE=1
|
||||
-D__ARM_MEDIA__=1
|
||||
-D__ARM_MPCORE__=1
|
||||
-D__ARM_PCS_VFP=1
|
||||
-D__ARM_SIZE_MINIMAL_ENUM=1
|
||||
-D__ARM_SIZE_WCHAR_T=4
|
||||
-D__CODE_SIZE_LIMIT=0
|
||||
-D__CORE__=__ARM7R__
|
||||
-D__CPU_MODE__=2
|
||||
-D__ICCARM_INTRINSICS_VERSION__=2
|
||||
-D__ICCARM__=1
|
||||
-D__INTERWORKING__=1
|
||||
-D__PLAIN_INT_BITFIELD_IS_SIGNED__=0
|
||||
-D__HAS_WEAK__=1
|
||||
-D__HAS_PACKED__=1
|
||||
-D__HAS_JOINED_TYPES__=1
|
||||
-D__HAS_LOCATED_DECLARATION__=1
|
||||
-D__HAS_LOCATED_WITH_INIT__=1
|
||||
-D__IAR_COMPILERBASE__=656905
|
||||
-D__IAR_COMPILERBASE_STR__=10.6.9.1264
|
||||
-D__UNICODE_SOURCE_SUPPORTED__=1
|
||||
-D__VTABLE_MEM__=
|
||||
-D__PRAGMA_REDEFINE_EXTNAME=1
|
||||
-D__STDC__=1
|
||||
-D__STDC_VERSION__=201710L
|
||||
-D__MEMORY_ORDER_RELAXED__=0
|
||||
-D__MEMORY_ORDER_CONSUME__=1
|
||||
-D__MEMORY_ORDER_ACQUIRE__=2
|
||||
-D__MEMORY_ORDER_RELEASE__=3
|
||||
-D__MEMORY_ORDER_ACQ_REL__=4
|
||||
-D__MEMORY_ORDER_SEQ_CST__=5
|
||||
-D__STDC_UTF_16__=1
|
||||
-D__STDC_UTF_32__=1
|
||||
-D__STDC_LIB_EXT1__=201112L
|
||||
-D__STDC_NO_THREADS__=1
|
||||
-D__STDC_ISO_10646__=201103L
|
||||
-D__STDC_HOSTED__=1
|
||||
-D__EDG_IA64_ABI=1
|
||||
-D__EDG_IA64_ABI_VARIANT_CTORS_AND_DTORS_RETURN_THIS=1
|
||||
-D__EDG_IA64_ABI_USE_INT_STATIC_INIT_GUARD=1
|
||||
-D__cpp_hex_float=201603L
|
||||
-D__cpp_unicode_literals=200710L
|
||||
-D__cpp_static_assert=200410L
|
||||
-D__EDG__=1
|
||||
-D__EDG_VERSION__=501
|
||||
-D__EDG_SIZE_TYPE__=unsigned int
|
||||
-D__EDG_PTRDIFF_TYPE__=int
|
||||
-D__EDG_DELTA_TYPE=int
|
||||
-D__EDG_IA64_VTABLE_ENTRY_TYPE=int
|
||||
-D__EDG_VIRTUAL_FUNCTION_INDEX_TYPE=unsigned short
|
||||
-D__EDG_LOWER_VARIABLE_LENGTH_ARRAYS=1
|
||||
-D__EDG_IA64_ABI_USE_VARIANT_ARRAY_COOKIES=1
|
||||
-D__EDG_ABI_COMPATIBILITY_VERSION=9999
|
||||
-D__EDG_ABI_CHANGES_FOR_RTTI=1
|
||||
-D__EDG_ABI_CHANGES_FOR_ARRAY_NEW_AND_DELETE=1
|
||||
-D__EDG_ABI_CHANGES_FOR_PLACEMENT_DELETE=1
|
||||
-D__EDG_BSD=0
|
||||
-D__EDG_SYSV=0
|
||||
-D__EDG_ANSIC=1
|
||||
-D__EDG_CPP11_IL_EXTENSIONS_SUPPORTED=1
|
||||
-D__EDG_FLOAT80_ENABLING_POSSIBLE=0
|
||||
-D__EDG_FLOAT128_ENABLING_POSSIBLE=0
|
||||
-D__EDG_INT128_EXTENSIONS_ALLOWED=0
|
||||
-D_DLIB_CONFIG_FILE_HEADER_NAME="C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4\arm\inc\c\DLib_Config_Normal.h"
|
||||
-D_DLIB_CONFIG_FILE_STRING="C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.4\\arm\\inc\\c\\DLib_Config_Normal.h"
|
||||
-D__VERSION__="IAR ANSI C/C++ Compiler V8.50.6.265/W32 for ARM"
|
||||
-D_VA_DEFINED=
|
||||
-D_VA_LIST=struct __va_list
|
||||
-D__ICCARM_OLD_DEFINED_VAARGS__=1
|
||||
-D__VA_STACK_ALIGN__=8
|
||||
-D__CODE_MEMORY_LIST1__()=__CODE_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_MEMORY_LIST2__(_P1)=__CODE_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_MEMORY_LIST3__(_P1,_P2)=__CODE_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEMORY_LIST1__()=__DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_MEMORY_LIST2__(_P1)=__DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_MEMORY_LIST3__(_P1,_P2)=__DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__CODE_PTR_MEMORY_LIST1__()=__CODE_PTR_MEM_HELPER1__(__code, 0 )
|
||||
-D__CODE_PTR_MEMORY_LIST2__(_P1)=__CODE_PTR_MEM_HELPER2__(__code, 0 , _P1 )
|
||||
-D__CODE_PTR_MEMORY_LIST3__(_P1,_P2)=__CODE_PTR_MEM_HELPER3__(__code, 0 , _P1 , _P2 )
|
||||
-D__DATA_PTR_MEMORY_LIST1__()=__DATA_PTR_MEM_HELPER1__(__data, 0 )
|
||||
-D__DATA_PTR_MEMORY_LIST2__(_P1)=__DATA_PTR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__DATA_PTR_MEMORY_LIST3__(_P1,_P2)=__DATA_PTR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VAR_MEMORY_LIST1__()=__VAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__VAR_MEMORY_LIST2__(_P1)=__VAR_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__VAR_MEMORY_LIST3__(_P1,_P2)=__VAR_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__VARD_MEMORY_LIST1__()=__VARD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAP_MEMORY_LIST1__()=__HEAP_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAP_MEMORY_LIST2__(_P1)=__HEAP_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__HEAP_MEMORY_LIST3__(_P1,_P2)=__HEAP_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__HVAR_MEMORY_LIST1__()=__HVAR_MEM_HELPER1__(__data, 0 )
|
||||
-D__HEAPD_MEMORY_LIST1__()=__HEAPD_MEM_HELPER1__(__data, 0, _ )
|
||||
-D__HEAPU_MEMORY_LIST1__()=__HEAPU_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPM_DATA_MEMORY_LIST1__()=
|
||||
-D__TOPM_DATA_MEMORY_LIST2__(_P1)=
|
||||
-D__TOPM_DATA_MEMORY_LIST3__(_P1,_P2)=
|
||||
-D__TOPP_DATA_MEMORY_LIST1__()=__TOPP_DATA_MEM_HELPER1__(__data, 0 )
|
||||
-D__TOPP_DATA_MEMORY_LIST2__(_P1)=__TOPP_DATA_MEM_HELPER2__(__data, 0 , _P1 )
|
||||
-D__TOPP_DATA_MEMORY_LIST3__(_P1,_P2)=__TOPP_DATA_MEM_HELPER3__(__data, 0 , _P1 , _P2 )
|
||||
-D__DATA_MEM0_SIZE_TYPE__=unsigned int
|
||||
-D__DATA_MEM0_INDEX_TYPE__=signed int
|
||||
-D__iar_fp2bits32(x)=0
|
||||
-D__iar_fp2bits64(x)=0
|
||||
-D__iar_fpgethi64(x)=0
|
||||
-D__iar_atomic_add_fetch(x,y,z)=0
|
||||
-D__iar_atomic_sub_fetch(x,y,z)=0
|
||||
-D__iar_atomic_load(x,y)=0ULL
|
||||
-D__iar_atomic_compare_exchange_weak(a,b,c,d,e)=0
|
||||
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user